Millimeter-Wave Concurrent Dual-Band Sige Bicmos Rfic Phased-Array Transmitter and Components by Bae, Juseok
  
 
 
  
MILLIMETER-WAVE CONCURRENT DUAL-BAND SIGE BICMOS RFIC 
PHASED-ARRAY TRANSMITTER AND COMPONENTS 
 
A Dissertation 
by 
JUSEOK BAE 
 
Submitted to the Office of Graduate and Professional Studies of 
Texas A&M University 
in partial fulfillment of the requirements for the degree of  
DOCTOR OF PHILOSOPHY 
 
 
Chair of Committee,  Cam Nguyen 
Committee Members, Aydin Karsilayan 
 Laszlo B. Kish 
 Mark Everett 
Head of Department, Miroslav M. Begovic 
 
December 2017 
 
Major Subject: Electrical Engineering 
 
Copyright 2017 Juseok Bae
 ii 
 
 
ABSTRACT 
 
A concurrent dual-band phased-array transmitter (TX) and its constituent 
components are studied in this dissertation. The TX and components are designed for the 
unlicensed bands, 22–29 and 57–64 GHz, using a 0.18-μm BiCMOS technology. Various 
studies have been done to design the components, which are suitable for the concurrent 
dual-band phased-array TX. The designed and developed components in this study are an 
attenuator, switch, phase shifter, power amplifier and power divider.  
Attenuators play a key role in tailoring main beam and side-lobe patterns in a 
phased-array TX. To perform the function in the concurrent dual-band phased-array TX, 
a 22–29 and 57–64 GHz concurrent dual-band attenuator with low phase variations is 
designed. 
Signal detection paths are employed at the output of the phased-array TX to 
monitor the phase and amplitude deviations/errors, which are larger in the high-frequency 
design. The detected information enables the TX to have an accurate beam tailoring and 
steering. A 10–67 GHz wide-band attenuator, covering the dual bands, is designed to 
manipulate the amplitude of the detected signal. New design techniques for an attenuator 
with a wide attenuation range and improved flatness are proposed. Also, a topology of 
dual-function circuit, attenuation and switching, is proposed. The switching turns on and 
off the detection path to minimize the leakages while the path is not used.  
 Switches are used to minimize the number of components in the phased-array 
transceiver. With the switches, some of the bi-directional components in the transceiver 
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such as an attenuator, phase shifter, filter, and antenna can be shared by the TX and 
receiver (RX) parts. In this dissertation, a high-isolation switch with a band-pass filtering 
response is proposed. The band-pass filtering response suppresses the undesired 
harmonics and intermodulation products of the TX. 
Phase shifters are used in phased-array TXs to steer the direction of the beam. A 
24-GHz phase shifter with low insertion loss variation is designed using a transistor-body-
floating technique for our phased-array TX. The low insertion loss variation minimizes 
the interference in the amplitude control operation (by attenuator or variable gain 
amplifier) in phased-array systems.  
BJTs in a BiCMOS process are characterized across dc to 67 GHz. A novel 
characterization technique, using on-wafer calibration and EM-based de-embedding both, 
is proposed and its accuracy at high frequencies is verified. The characterized BJT is used 
in designing the amplifiers in the phased-array TX. 
A concurrent dual-band power amplifier (PA) centered at 24 and 60 GHz is 
proposed and designed for the dual-band phased-array TX. Since the PA is operating in 
the dual frequency bands simultaneously, significant linearity issues occur. To resolve the 
problems, a study to find significant intermodulation (IM) products, which increase the 
third intermodulation (IM3) products most, has been done. Also, an advanced simulation 
and measurement methodology using three fundamental tones is proposed. 
An 8-way power divider with dual-band frequency response of 22–29 and 57–64 
GHz is designed as a constituent component of the phased-array TX. 
 
 iv 
 
 
DEDICATION 
 
To my parents, Mr. Bongjin Bae and Mrs. Jungsim Cho,  
my wife, Hyunsuk,  
my sister, Joohyun,  
and all of those who have inspired me to become what I am today. 
 
 v 
 
 
ACKNOWLEDGEMENTS 
 
I would like to sincerely thank my advisor Prof. Cam Nguyen for his endless 
support and education. It is a great pleasure to work with him in his research group and an 
honor to be one of his students. Thanks to him, my wife and I had a happy life in Doha, 
Qatar, for three years of my doctoral study when he decided to take up a position in Doha. 
Back then, my wife and I were unfamiliar with the city and the country and afraid of the 
life in the strange place. However, I sincerely believed Prof. Cam Nguyen, and I was 
confident that there would be more chances to learn by staying near him during my Ph.D. 
I was right. My life in Doha was great, and I could have many opportunities for my studies. 
I was able to publish papers in the renowned journals as many as I want and attend various 
conferences, which help me extend the research scope. Prof. Cam Nguyen and his wife 
(Mrs. Ngoc-Diep Tran) took good care of me and my wife (Ms. Hyunsuk Tak), which 
makes us feel comfortable and safe in the unfamiliar city. I will never forget their kindness 
and thoughts for us. He also taught me many important lessons in life. His courage and 
success in the face of adversity in his life always encouraged me to keep me going when 
times were challenging, which will guide me for the rest of my life. I also appreciate his 
open mind on new ideas and his scholarly foresight, which makes me feel comfortable 
while I attempt novel designs.  
I sincerely thank my dissertation committee members, Prof. Aydin Karsilayan, 
Prof. Laszlo B. Kish, and Prof. Mark Everett for their time, interest, and valuable 
comments. 
 vi 
 
 
I would like to thank my labmates and friends, Dr. Jaeyoung Lee, Dr. Kyoungwoon 
Kim, Dr. Donghyun Lee, Dr. Youngman Um, Dr. Sunhwan Jang, Dr. Sanghun Lee, Dr. 
Chadi Geha, and Yuan Luo, for their technical discussions, help, and a warm heart. The 
mere fact that there are friends around me who work hard to make the world a better place 
was encouraging me. 
I especially thank my parents, Mr. Bongjin Bae and Mrs. Jungsim Cho, for their 
endless love and faith in me. It was not possible to complete my Ph.D. work without them.  
I was not an outstanding student in my adolescence, but they never doubt my success on 
the long journey of studies, bachelor, master, and Ph.D., which always let me carry out 
my studies with confidence. They have always been my role models. Their lives with hard 
works to provide better environments for my sister and me makes me go further without 
giving up whenever I have hardship. I sincerely respect my parents and their lives and 
appreciate their unconditional sacrifices they made for me. I hope they now put down their 
burdensome duties as parents and rely on their son to get rest as the son has been done so 
far.  
My appreciation also goes to my sister, Joohyun Bae, for her love and support. She 
has been a good friend and role model in my life. I know she always cares about me, her 
younger brother. Without her support, I would not have been able to start my Ph.D. My 
lovely nephew and niece, Jiho and Jiaha, are the sunshine of our family and the source of 
our happiness. I hope they fill their lives with laughter, joy, and happiness, and even if 
they face unexpected hardship, I hope they wisely get over it and make their lives more 
worthwhile.  
 vii 
 
 
Finally, I would like to thank my lifelong partner, Hyunsuk Tak, for all of her 
unconditional love and devotion. Getting married to her is the best thing I have done in 
my Ph.D. period and my life. I believe our happier life is waiting for us right around the 
corner. 
Some chapters in the dissertation are reprints of the paper published. The 
dissertation author is the primary author of the papers. The reference papers are: 
For Chapter III, Juseok Bae and Cam Nguyen, “A novel concurrent 22–29/57–
64-GHz dual-band CMOS step attenuator with low phase 
variations,” Microwave Theory and Techniques, IEEE 
Transactions on, vol. 64, no. 6, pp.1867–1875, April 2016. 
For Chapter IV, Juseok Bae, Jaeyoung Lee, and Cam Nguyen, “A 10–67-GHz 
CMOS dual-function switching attenuator with improved 
flatness and large attenuation range,” Microwave Theory and 
Techniques, IEEE Transactions on, vol. 61, no. 12, pp. 4118-
4129, Dec. 2013. 
For Chapter VI, J. Bae and C. Nguyen, “On the design of CMOS phase shifters 
with small insertion-loss variation for phased arrays and its 
validation at 24 GHz”, Microwave and Optical Technology 
Letters, vol. 58, issue 9, pp. 2203–2201, June 2016. 
For Chapter VIII, J. Bae, S. Jordan, and C. Nguyen, “Dc-to-67Ghz high-speed 
BiCMOS BJT characterization with on-wafer calibration and 
 viii 
 
 
EM-based de-embedding”, Microwave and Optical 
Technology Letters, vol. 56, issue 6, pp. 1285-1292, June 2014. 
For Appendix A, Juseok Bae and Cam Nguyen, “A 44 GHz CMOS RFIC dual-
function attenuator with band-pass-filter response,” IEEE 
Microwave and Wireless Components Letters, vol. 25, no. 4, 
pp. 241–243, Apr. 2015. 
For Appendix B, Juseok Bae and Cam Nguyen, “New dual-band band-pass filter 
design with enhanced dual-band skirt characteristics,” IEEE 
Microwave Conference Proceedings (APMC), 2013 Asia-
Pacific, Seoul, South Korea, Nov. 2013, pp. 599-901. 
 
 
 ix 
 
 
CONTRIBUTORS AND FUNDING SOURCES 
 
Contributors 
This work was supervised by a dissertation committee consisting of Professors 
Cam Nguyen, Aydin Karsilayan and Laszlo B. Kish of the Department of Electrical and 
Computer Engineering and Professor Mark Everett of the Department of Geology and 
Geophysics.  
The feasibility studies for the design depicted in Chapter IV were conducted in 
part by Jaeyoung Lee of the Department of Electrical Engineering. 
  All other work conducted for the dissertation was completed by the student 
independently.  
 
Funding Sources 
This work was made possible in part by the Qatar National Research Fund (a 
member of Qatar Foundation) under Grant Number NPRP 6-241-2-102.  
This work was supported in part by the U.S. Air Force Office of Scientific 
Research and in part by the U.S. National Institute of Justice. 
 
x 
TABLE OF CONTENTS 
   Page 
ABSTRACT ..............................................................................................................  ii 
DEDICATION ..........................................................................................................  iv 
ACKNOWLEDGEMENTS ......................................................................................  v 
CONTRIBUTORS AND FUNDING SOURCES .....................................................  ix 
TABLE OF CONTENTS ..........................................................................................  x 
LIST OF FIGURES ...................................................................................................  xiv 
LIST OF TABLES ....................................................................................................  xxiv 
CHAPTER I INTRODUCTION & BACKGROUND ........................................  1 
1.1 Silicon-Based Millimeter-Wave RFICs ........................................................  1 
1.1.1 SiGe BiCMOS Technology ..................................................................  2 
1.2 RFIC Phased-Array System ..........................................................................  3 
1.2.1 Phased-Array Beam Steering with Varying Phases ...............................  6 
1.2.2 Phased-Array Beam Tailoring with Amplitude Varied ........................  8 
1.2.3 Concurrent Dual-Band Phased-Array System ......................................  11 
1.3 Frequency Band Planning .............................................................................  14 
1.4 References .....................................................................................................  15 
CHAPTER II  CONCURRENT DUAL-BAND PHASED-ARRAY 
TRANSCEIVER ............................................................................  16 
2.1 24/60-GHz Concurrent Dual-Band Phased-Array Transceiver/Transmitter .  16 
CHAPTER III CONCURRENT 22–29/57–64-GHZ DUAL-BAND CMOS STEP 
ATTENUATOR WITH LOW PHASE VARIATIONS ................  18 
3.1 Concurrent Dual-Band and Low-Phase-Variation Attenuators ....................  20 
3.1.1Core Attenuator Topology ....................................................................  23 
xi 
3.1.2 Integrated Diplexer-Attenuator and Constituent Low- and High-Band 
Band-Pass-Filter-Attenuators ...............................................................  27 
3.1.3 Low-Phase-Variation Attenuator .........................................................  32 
3.2 Concurrent Dual-Band Attenuator with Low Phase Variations ....................  35 
3.2.1 Design and Fabrication .........................................................................  35 
3.2.2 Simulations and Measurements ............................................................  39 
3.3 Conclusion .....................................................................................................  46 
3.4 References .....................................................................................................  47 
CHAPTER IV 10‒67-GHZ CMOS DUAL-FUNCTION SWITCHING 
ATTENUATOR WITH IMPROVED FLATNESS AND 
ATTENUATION RANGE .............................................................  49 
4.1 Analysis of Conventional Attenuators ..........................................................  52 
4.1.1 Pi- and T-Attenuator .............................................................................  53 
4.1.2 Distributed Attenuator ..........................................................................  60 
4.2 Proposed Attenuator Architecture .................................................................  62 
4.2.1 Attenuator Topology for Improved Attenuation Flatness and Range ..  62 
4.2.2 Body-Floating Technique for Improved Attenuation Flatness and     
Transmission Performance ...................................................................  64 
4.2.3 Dual-Function of Attenuating and Switching ......................................  68 
4.3 Pi/T-Distributed Attenuator Design ..............................................................  69 
4.4 Simulated and Measured Results ..................................................................  73 
4.5 Conclusion .....................................................................................................  81 
4.6 References .....................................................................................................  83 
CHAPTER V CMOS HIGH-ISOLATION SPDT SWITCH WITH 
BAND-PASS-FILTER RESPONSE ..............................................  86 
5.1 Design  ........................................................................................................  88 
5.1.1 Band-pass filter topology for high-isolation SPST switch design .......  88 
5.1.2 High-isolation SPDT switch with band-pass filtering response ...........  91 
5.2 Conclusion .....................................................................................................  94 
5.3 References .....................................................................................................  96 
CHAPTER VI DESIGN OF CMOS PHASE SHIFTERS WITH SMALL 
INSERTION-LOSS VARIATION FOR PHASED ARRAYS 
AND ITS VALIDATION AT 24 GHZ ..........................................  97 
6.1 Phase Shifter Design .....................................................................................  100 
6.1.1 Body-Floating Technique on Phase Shifter Design .............................  102 
xii 
6.1.2 Optimization of Transistor’s Size ........................................................  106 
6.1.3 Design of a 4-Bit Phase Shifter with Body-Floating Technique ..........  110 
6.2 Conclusion .....................................................................................................  113 
6.3 References .....................................................................................................  115 
CHAPTER VII 57‒64 GHZ CMOS 4-BIT PHASE SHIFTER WITH SMALL 
INSERTION-LOSS VARIATION ................................................  117 
7.1 Design, Simulation, and Measurement  ........................................................  117 
7.2 Conclusion .....................................................................................................  120 
CHAPTER VIII DC-TO-67 GHZ HIGH-SPEED BICMOS BJT 
CHARACTERIZATION WITH ON-WAFER CALIBRATION 
AND EM-BASED DE-EMBEDDING ..........................................  121 
8.1 On-Wafer Calibration and EM-based De-embedding ...................................  125 
8.1.1 On-wafer Calibration Structures and Issues .........................................  125 
8.1.2 EM-based De-Embedding Procedure ...................................................  129 
8.2 Simulated and Measured Results ..................................................................  133 
8.3 Conclusion .....................................................................................................  138 
8.4 References .....................................................................................................  139 
CHAPTER IX 24/60-GHZ CONCURRENT DUAL-BAND 
POWER AMPLIFIER ....................................................................  140 
9.1 Concurrent Dual-Band Power Amplifier ......................................................  141 
9.1.1 Proposed Topology and Design Challenge ..........................................  141 
9.1.2 Three-Tone Test for Concurrent Dual-Band Power Amplifier ............  143 
9.1.3 Cascaded PA with Three-Tone Test and Significant IM Products ......  146 
9.1.4 Concurrent Dual-Band Power Amplifier Design & Simulation ..........  148 
9.2 Conclusion .....................................................................................................  152 
9.3 References .....................................................................................................  153 
CHAPTER X 24/60-GHZ DUAL-BAND 8-WAY DIVIDER .............................  154 
10.1 Dual-Band Power Divider Design and Simulations ....................................  154 
xiii 
APPENDIX A  44-GHZ CMOS RFIC DUAL-FUNCTION ATTENUATOR 
WITH BAND-PASS-FILTER RESPONSE ..................................  158 
A.1 Circuit Design ...............................................................................................  160 
A.1.1 Design Formulas ..................................................................................  160 
A.1.2 Design of 3-bit CMOS Dual-Function Band-Pass Attenuator ............  163 
A.2 Conclusion ....................................................................................................  167 
A.3 References ....................................................................................................  168 
APPENDIX B  NEW DUAL-BAND BAND-PASS FILTER DESIGN WITH 
ENHANCED DUAL-BAND SKIRT CHARACTERISTICS ......  170 
B.1 Design Theory ..............................................................................................  171 
B.1.1 Conventional Frequency Transformation Method ..............................  171 
B.1.2 Proposed Frequency Transformation Method and 
 Dual-Band BPF Design .......................................................................  171 
B.2 Simulation and Measurement .......................................................................  176 
B.3 Conclusion ....................................................................................................  178 
B.4 References ....................................................................................................  179 
APPENDIX C 44/60-GHZ CONCURRENT DUAL-BAND 0.18-μm 
BICMOS POWER AMPLIFIER ...................................................  180 
C.1 Circuit Design ...............................................................................................  180 
C.2 Performance ..................................................................................................  182 
C.3 Conclusion ....................................................................................................  184 
C.4 References ....................................................................................................  185 
APPENDIX D 44/60 GHZ DUAL-BAND 0.18-μm CMOS PHASE SHIFTER ...  186 
D.1 Circuit Design ...............................................................................................  186 
D.2 Performance ..................................................................................................  188 
D.3 Conclusion ....................................................................................................  189 
D.4 References ....................................................................................................  192 
xiv 
LIST OF FIGURES 
FIGURE Page 
1.1 Silicon-based millimeter-wave RFIC single-chip-solution 
and its applications .....................................................................................  2 
1.2 Cross section of SiGe BiCMOS containing nMOS and pMOS FETs, 
and SiGe NPN and PNP BJTs ....................................................................  4 
1.3 Phased-array transmitter and its high-gain beam .......................................  5 
1.4 7-channel phased-array transmitter and beam steering..............................  7 
1.5  Antenna factor of the steered beam with the varied phases, ϕ1~7 ...............  7 
1.6 (a) Phase shifting and array antenna spacing of the 24-GHz 7-channel    
phased-array transmitter for the 26º steering direction, and
(b) its array factors showing 52º steering range. ........................................  9 
1.7 7-channel phased-array transmitter and beam tailored...............................  10 
1.8 Antenna factor of the tailored beam with varied amplitudes, A1~7 .............  10 
1.9 7-channel concurrent dual-band phased-array transmitter 
with dual independent beams .....................................................................  11 
1.10 Concurrent dual-band phased-array automotive radar 
with independent beams .............................................................................  12 
1.11 (a) Conventional and (b) proposed concurrent dual-band transmitter .......  13 
1.12 Radar range resolution (Δr) to discriminate the objects close to each other ..  14 
2.1 24/60-GHz concurrent dual-band phased-array transceiver .......................  17 
2.2 24/60-GHz concurrent dual-band phased-array transmitter 
and its estimated input/output power .........................................................  17 
3.1 Concurrent dual-band attenuator in the phased-array transmitter 
(in the dotted boxes) ...................................................................................  19 
xv 
3.2 (a) Conventional concurrent dual-band attenuator realized with separate 
diplexers and attenuators. (b) Proposed concurrent dual-band attenuator  
implementing attenuators and integrated diplexer-attenuators having dual 
functions of diplexer and attenuation .........................................................  20 
3.3  Design process of the proposed concurrent dual-band attenuator ..............  21 
3.4 Core attenuator of the concurrent dual-band attenuator: 
topology (a) and equivalent circuits at maximum attenuation state (b) 
and reference state (c) ................................................................................  22 
3.5 Simulated (a) insertion and input/output return losses, and (b) constituent 
attenuators’ input/output impedances of the 7-dB step attenuator at the 
maximum attenuation and reference states ................................................  26 
3.6 Equivalences between ±θ transmission lines and 2nd-order K-inverter BPFs 
with (a) C-coupled and (b) L-coupled networks ........................................  28 
3.7 Integrated diplexer-attenuator consisting of the C- and 
L-coupled BPF-attenuators constituting the low- and 
high-band BPF-attenuators, respectively ...................................................  28 
3.8 Simulations of the 2-dB integrated diplexer-attenuator at (a) reference and 
(b) attenuation states. L-path: low-band path and H-path: high-band path 30 
3.9 Low-phase-variation attenuator (a) and its equivalent circuits at reference 
(b) and attenuation (c) states ......................................................................  32 
3.10 Simulated (a) insertion phase and (b) phase difference of the low-phase- 
  variation attenuator with CP of 405- and 850-fF and without CP ...............  33 
3.11 Schematic of the 4-bit 24/60-GHz concurrent dual-band step attenuator 
with low phase variations ...........................................................................  36 
3.12 Micrograph of the 4-bit 24/60-GHz concurrent dual-band step attenuator 
with low phase variations. Chip size (core part): 1.8  0.52 mm2 .............  37 
3.13 Simulated and measured (a) attenuation and attenuation range, and 
(b) zoomed-in attenuation and RMS amplitude error 
during the 16-state amplitude control in the 1st pass-band .........................  40 
3.14 Simulated and measured (a) attenuation and attenuation range, and 
(b) zoomed-in attenuation and RMS amplitude error during the 16-state 
amplitude control at the 2nd pass-band .......................................................  41 
 xvi 
 
 
 
 3.15 Simulated and measured input and output return losses corresponding to  
  the plots in Figs. 3.13 and 14 .....................................................................  42 
 
 3.16 Simulated and measured relative insertion phases and RMS phase errors 
  during the 16-state amplitude control in (a) the 1st pass-band and  
  (b) the 2nd pass-band ...................................................................................  43 
 
 3.17 Measured power handling over 16 states at (a) 24 GHz and (b) 60 GHz ..  44 
 
 4.1 Wide-band attenuator for the output signal detection  
  in the phased-array transmitter (in the dotted boxes) .................................  50 
 
 4.2 Conventional attenuator topologies: (a) 1-bit Pi-, (b) 1-bit T-, and  
  (c) n-state distributed attenuators ...............................................................  51 
 
 4.3 Equivalent circuits at an attenuation state of the Pi-attenuator (a)  
  and T-attenuator (b) ....................................................................................  53 
 
 4.4 Attenuation and input return loss of (a) 16-dB Pi-attenuator for CP1  
  from 5 to 50 fF in 15-fF steps and (b) 4-dB T-attenuator for CT1 
   from 50 to 140 fF in 30-fF steps ...............................................................  53 
 
 4.5 Equivalent circuits at a reference state of (a) the Pi-attenuator and  
  (b) the T-attenuator .....................................................................................  56 
 
 4.6 Insertion loss and input return loss at a reference state of  
  (a16-dB Pi-attenuator for RP1 from 30 to 0 Ω in 10-Ω steps, and  
  (b) 4-dB T-attenuator for RT1 from 60 to 0 Ω in 20-Ω steps ......................  56 
 
 4.7 Equivalent circuit for the highest attenuation state  
  of the n-state distributed attenuator ............................................................  59 
 
 4.8 Attenuation and input return loss at the highest attenuation state of a 4-bit  
  distributed attenuator for transmission-line electrical length θ at 30 GHz  
  of 90°, 45°, 22.5°, and 11.25° ....................................................................  59 
 
 4.9 Equivalent circuit of Pi-distributed attenuator consisting of  
  1-bit Pi- and 4-bit distributed attenuators at an attenuation state ...............  61 
 
 4.10 Attenuations and input return losses of the Pi-distributed attenuator,  
  and Pi- and distributed attenuator constituents...........................................  61 
 
 
 xvii 
 
 
 4.11 Equivalent circuits at a reference state of the Pi-attenuator consisting of  
  (a) normal transistors and (b) transistors designed by body-floating technique.  
  (c) An approximate equivalent circuit of (a) or (b). Req1,2 and Ceq1,2 are for  
  normal transistors, while R'eq1,2 and C
'
eq1,2 are for body-floated transistors 64 
 
 4.12 Simulated insertion loss and return loss at a reference state of  
  the Pi-attenuator with normal and body-floated transistors .......................  66 
 
 4.13 (a) A switching 1-bit T-attenuator and its equivalent circuit  
  at (a) a reference/switching-on, (b) attenuation, and  
  (c) isolation/switching-off state ..................................................................  67 
 
 4.14 Diagram of the 4-bit switching Pi/T-distributed attenuator .......................  68 
 
 4.15 Micrograph of the 4-bit switching Pi/T-distributed attenuator ..................  68 
 
 4.16 Simulated attenuation and attenuation range of the combined 4-bit 30-dB  
  Pi- and T-attenuator (a), 4-bit 15-dB distributed attenuator (b),  
  and 4-bit 45-dB switching Pi/T-distributed attenuator (c) .........................  72 
 
 4.17 Measured attenuation and attenuation range of the 4-bit switching  
  Pi/T-distributed attenuator ..........................................................................  73 
 
 4.18 Measured (a) flatness and (b) attenuation step of the 4-bit  
  switching Pi/T-distributed attenuator .........................................................  75 
 
 4.19 Input (S11) and output (S22) return losses of the 4-bit switching  
  Pi/T-distributed attenuator: (a) Simulated S11, (b) measured S11,  
  (c) simulated S22, and (d) measured S22 ...................................................  77 
 
 4.20 Simulated and measured isolations of the 4-bit switching  
  Pi/T-distributed attenuator in isolation state ..............................................  79 
 
 4.21 Simulated and measured power handling for different attenuation states  
  at 40 GHz. (a) and expansion of the measured results for the 12th  
  and 16th attenuation state (b) ......................................................................  80 
 
 5.1 Switches in the phased-array transmitter (in the dotted boxes) .................  87 
 
 5.2 Shunt RF switch and its switching-off and switching-on states .................  87 
 
 5.3 Band-pass filtering and switching functions realized with  
  (a) cascaded switch and BPF and (b) switch having dual-function  
  of switching and band-pass filtering ..........................................................  87 
 xviii 
 
 
 
 5.4 N-order BPF with (a) inductive and (b) capacitive J-inverter Pi-networks  89 
 
 5.5 SPST switch with band-pass filtering response whose isolation  
  is increased by reducing the bandwidth .....................................................  91 
 
 5.6 High-isolation band-pass SPDT switch consisting of equivalents  
  of λ/4 transmission line and high-isolation band-pass SPST switches:  
  (a) schematic and (b) layout. Chip size (core part): 520×600 μm2 ............  92 
 
 5.7 Simulations and measurements: (a) insertion loss, return loss and  
  isolations, and (b) power handling at 23, 25.5 and 28 GHz .......................  93 
 
 5.8 Simulation of switch rising time (turn-on time) .........................................  94 
 
 6.1 A24-GHz phase shifter in the phased-array transmitter  
  (in the dotted box) ......................................................................................  98 
 
 6.2 1-bit phase shifter topologies based on conventional (a) low-pass Pi-,  
  (b) high-pass Pi-, (c) low-pass T-, and  
  (d) high-pass T-type phase delay networks ................................................  98 
 
 6.3 (a) A 1-bit low-pass Pi-type phase shifter with parasitic elements  
  in nMOS transistors, and its equivalent circuits (b) at bypass and  
  (c) phase delay states ..................................................................................  99 
 
 6.4 Parasitic elements in a nMOS transistor (a) without floating body and  
  (b) with floating body, and (c) a top view of the nMOS transistor  
  with floating body. ZS1 and ZS2 are shown in Fig. 6.3 ................................  101 
 
 6.5 Simplified equivalent circuits at bypass and phase delay states of  
  the 1-bit low-pass Pi-type phase shifter in Fig. 2 consisting of:  
  series and shunt transistors with floating body (a, b),  
  series and shunt transistors without floating body (c, d),  
  series transistor with floating body and shunt transistor  
  without floating body (e, f), series transistor without floating body  
  and shunt transistor with floating body (g, h) ............................................  103 
 
 6.6 Simulated insertion losses and insertion-loss variations of  
  a 1-bit phase shifter based on the equivalent circuits in Fig. 4 ..................  104 
 
 6.7 A cross-section of a low-pass Pi-type 1-bit phase shifter  
  with a deep-nwell body-floating technique.  
  The transistors are simplified with a single-finger gate .............................  106 
xix 
6.8 Simulations of the 90° phase shifter with different MS (5μm4, 5μm8 
or 5μm12) for bypass and phase delay states:  
(a) insertion loss and insertion-loss variation,  
(b) input return loss, and  
(c) phase delay representing the phase difference between the bypass 
and phase delay states ................................................................................  108 
6.9 Simulations of the 90° phase shifter with different MR (10μm9, 10μm12 
or 10μm18) for bypass and phase delay states:  
(a) insertion loss and insertion-loss variation,  
(b) input return loss, and (c) phase delay representing the phase difference 
between the bypass and phase delay states ................................................  109 
6.10 A 4-bit CMOS digital phase shifter: (a) schematic and 
(b) microphotograph. Chip size (core part): 760  480 μm2 ......................  111 
6.11 (a) 3-D view of the 22.5° section in the 4-bit phase shifter and 
(b) cross-section view of metal and substrate layers.  
For the metal layers, the same colors are used in (a) and (b). Unit is µm ..  112 
6.12 Simulated and measured (a) insertion loss, insertion-loss variation and 
RMS amplitude error, (b) insertion phase and RMS phase error,  
(c) input return loss, (d) output return loss over 16 states of the 4-bit  
CMOS digital phase shifter. (e) Measured power handling of the phase 
shifter over 16 states at 24 GHz .................................................................  114 
7.1 A 57–64 GHz phase shifter in the phased-array transmitter 
(in the dotted box) ......................................................................................  118 
7.2 A proposed 57–64 GHz 4-bit phase shifter topology with additional shunt 
inductors (LA1, LA3, and LA4) designed based on conventional 
high-pass Pi- and high-pass T-type phase delay networks .........................  119 
7.3 A microphotograph of the 57–64 GHz 4-bit CMOS digital phase shifter .  119 
7.4 Simulated and measured (a) insertion loss and insertion-loss variation, 
(b) insertion phase and RMS phase error,  
(c) input return loss, (d) output return loss 
over 16 states of the 4-bit CMOS digital phase shifter ..............................  120 
8.1 Amplifiers designed with bipolar junction transistors (BJTs) 
 in the phased-array transmitter ..................................................................  122 
8.2 Photographs of fabricated on-wafer calibration standards: (a) short, 
(b) open, (c) load, and (d) thru ...................................................................  126 
 xx 
 
 
 8.3 (a) Photograph of fabricated test structure for BJT1 configured  
  as a common-emitter amplifier and (b) zoomed view showing the layout  
  of the extra interconnects for the base (B), collector (C) and emitter (E)  
  within the 40-µm gap .................................................................................  128 
 
 8.4 A simplified cross-sectional view of the BJT-test structure showing  
  the reference planes by the on-wafer calibration  
  and the non-calibrated parts .......................................................................  129 
 
 8.5 Layouts of open (a) and short (b) dummies used in EM-simulations  
  for BJT1 de-embedding and their expanded views. The dimensions  
  for the short dummy are the same as those for the open dummy ...............  130 
 
 8.6 3-D view of the open dummy for BJT1 characterization. For better  
  visibility,only one emitter connection and ground plane are shown ..........  131 
 
 8.7 EM-simulated results of the on-wafer calibration standards: short (a),  
  open (b), load (c), and thru (d) ...................................................................  132 
 
 8.8 EM-simulated results of the de-embedding dummies for BJT1: open (a)  
  and short (b) ...............................................................................................  133 
 
 8.9 Measured I-V curves of (a) BJT1, (b) BJT2 and (c) BJT3 ........................  134 
 
 8.10 Measured S21 magnitude versus frequency of (a) BJT1, (b) BJT2 and  
  (c) BJT3 for different VBE ...........................................................................  135 
 
 8.11 Measured S21 phase versus frequency of (a) BJT1, (b) BJT2 and  
  (c) BJT3 for different VBE ...........................................................................  136 
 
 8.12 Measured input reflection coefficients for BJT1, BJT2, and BJT3.  
  Filled and non-filled symbols show results after on-wafer cal.  
  and after on-wafer cal. and EM-based de-embedding, respectively.  
  ●○ BJT1 at VBE=0.94 V; ■□ BJT2 at VBE=0.98 V;  
  ▲△ BJT3 at VBE=0.89 V ..........................................................................  137 
 
 9.1 Power amplifier in the phased-array transmitter (in the dotted box) .........  141 
 
 9.2 Conventional (a) multi-path and (b) selectable/diplexing dual-band  
  transmitters. (c) Proposed concurrent dual-band transmitter .....................  141 
 
 
 
xxi 
9.3 (a) Harmonics by the single main tone at f1 in a conventional single-band 
PA, and (b) IM products and harmonics caused by the dual main tones 
 at f1 and f2 in the concurrent dual-band PA ...............................................  142 
9.4 Dual-point Input/output matching in a concurrent dual-band PA design ..  143 
9.5 Nonlinear amplifier with the three-tone injected signal .............................  144 
9.6 The three tones injected (a) at 23, 25 and 60 GHz and 
(b) 24, 59, and 61 GHz, and their IMD products and harmonics ...............  144 
9.7 Cascaded 2-stage PA with the three-tone input signal ...............................  145 
9.8 Intermodulation mechanisms in cascade of two PAs 
with a three-tone input injection .................................................................  147 
9.9 24/60-GHz concurrent dual-band 2-stage PA for low IM3 products .........  148 
9.10 Input matching with an inductive degeneration (LE1) ................................  149 
9.11 Simulations of the concurrent dual-band PA: (a) Gain, 
and input/output return loss, (b) power added efficiency, and 
(c) output P1dB for the single- and dual-tone modes .................................  150 
9.12 Frequency specturm by the three-tone test with -15, -15, 
 and -13-dBm inputs at 23, 25 and 60 GHz, respectively ..........................  151 
10.1 8-way power divider in the phased-array transmitter (in the dotted box) ..  155 
10.2 Conventional Wilkinson power divider .....................................................  155 
10.3 Transmission line and its equivalent pi-type network ................................  155 
10.4 Shunt susceptance and its equivalent LC resonator ...................................  155 
10.5 Dual-band divider with equivalent transmission lines and resonators .......  156 
10.6 8-way dual-band divider consisting of the divider in Fig. 10.5 .................  156 
10.7 Simulations of the 8-way dual-band divider in Fig. 10.6 ...........................  157 
xxii 
A.1 Band-pass filtering and attenuating responses realized with 
(a) cascaded BPF and attenuator and (b) attenuator having 
dual-function of attenuation and band-pass filtering ..................................  159 
A.2 Attenuator employing (a) a quarter-wavelength line and (b) a 2nd-order 
J-inverter BPF (shown inside the dashed boxes) .......................................  159 
A.3 Equivalence between (a) a transmission line and (b) a 2nd-order 
J-inverter BPF ............................................................................................  161 
A.4 Simulation results for the constituent BPF (filled symbol) and 1-bit 4-dB 
dual-function band-pass attenuator (non-filled symbol). Input impedance: 
Zin2. Characteristic impedance: Zt ...............................................................  161 
A.5 3-bit CMOS dual-function band-pass step attenuator: (a) schematic and 
(b) microphotograph. Chip size (core part): 610  360 μm2 ......................  164 
A.6 Simulated and measured (a) insertion loss and RMS attenuation error, 
(b) return loss, and (c) relative insertion phase and RMS phase error  
over 8 states of the 3-bit CMOS dual-function band-pass step attenuator. 
(d) Measured power handling over 8 states at 44 GHz ..............................  165 
B.1 Frequency transformation from a low-pass response (a) to a dual band-pass 
response (b), leading to poor skirt selectivity at the high-frequency 
 stop-band ...................................................................................................  172 
B.2 Proposed frequency transformation from a low-pass response 
(a) to a dual band-pass response (b) with a frequency parameter (ωr2) 
added for improved symmetrical stop-band response ................................  172 
B.3 (a) Series and (b) shunt resonators for realizing the conventional frequency 
transformation technique and used in the conventional dual-band 
BPF design .................................................................................................  174 
B.4 (a) Series and (b) shunt resonators for realizing the proposed frequency 
transformation technique and used in the proposed dual-band BPF ..........  174 
B.5 Proposed five-element dual-band BPF .......................................................  175 
B.6 Simulated insertion loss and return loss of the proposed dual-band BPF ..  177 
B.7 Measured insertion loss and return loss of the proposed dual-band BPF ..  177 
B.8 Photograph of the proposed dual-band BPF ..............................................  178 
 xxiii 
 
 
 C.1 (a) IM products and harmonics caused by the dual main tones at f1 and f2  
  in the concurrent dual-band PA. (b) Conventinoal dual-passband  
  and proposed dual-passband and single-stopband  resonators ...................  181 
 
 C.2 3-stage concurrent dual-band PA with the proposed dual-band resonators 182 
 
 C.3 Simulations of the concurrent dual-band PA:  
  (a) Gain, and input/output return loss, (b) power added efficiency,  
  and (c) output P1dB for the single- and dual-tone modes ..........................  183 
 
 D.1 (a) Block diagram of the dual-band phase shifter,  
  (b) its constituent diplexer consisting of high-pass and low-pass filters, and  
  (c) 4-bit sigle-band phase shifer .................................................................  187 
 
 
 D.2 Simulations of the dual-band phase shifter over 16 states during the operation  
  of the 44-GHz phase shifter: (a) insertion loss and RMS amplitude error  
  zoomed in and out, (b) insertion phase and RMS phase error zoomed in  
  and out, (c) input and output return loss, and (d) input P1dB ....................  190 
 
 D.3 Simulations of the dual-band phase shifter over 16 states during the operation  
  of the 60-GHz phase shifter: (a) insertion loss and RMS amplitude error  
  zoomed in and out, (b) insertion phase and RMS phase error zoomed in  
  and out, (c) input and output return loss, and (d) input P1dB ....................  191 
 xxiv 
 
 
LIST OF TABLES 
 
TABLE                                                                                                                          Page 
 
 3.1 Design parameters of the BPFs and attenuators composing  
  the concurrent dual-band attenuator ...........................................................  38 
  
 3.2 Comparison of step CMOS attenuators ......................................................  45 
 
 4.1 Summary of the calculations in Fig. 4.10 ...................................................  63 
 
 4.2 Control voltages and target attenuations at all states .................................  71 
 
 4.3 Comparison of CMOS/BiCMOS attenuators .............................................  82 
 
 8.1 Size and configuration of BJTs ..................................................................  125 
 
 9.1 Simulations of the concurrent dual-band PA with single-tone  
  and dual-tone modes ...................................................................................  151 
 
 A.1 Comparison of CMOS attenuators .............................................................  166 
 
 C.1 Simulations of the concurrent dual-band PA with single-tone  
  and dual-tone modes ...................................................................................  184 
 
  
 
 
 1 
 
 
CHAPTER I 
INTRODUCTION & BACKGROUND 
 
1.1 Silicon-Based Millimeter-Wave RFICs 
Wireless communications, sensing, and radar plays an essential role in the life of 
human being living in a fast-growing information era and are indeed necessary that the 
world cannot function properly without. Building RF wireless communications, sensing, 
and radar systems in single chips is no longer a “dream,” but becoming a “reality.” Silicon 
(Si)-based Radio-Frequency Integrated Circuits (RFICs), working within the 
RF/electromagnetic (EM) spectrum, are making this reality possible. RF transceivers and 
digital control circuits can be integrated on the same chip enabling low-cost, small-size, 
and high-performance single-chip solution. Advanced RF wireless systems and, in turn, 
RFICs are relevant not only to commercial and military applications but also to national 
infrastructures. This importance is even more pronounced as the development of civilian 
technologies becomes increasingly important to the national economic growth. New 
applications utilizing RFIC technologies continue to emerge, spanning across the EM 
spectrum, from ultra-wideband to millimeter-wave and sub-millimeter-wave ultra-high-
capacity wireless communications; from sensing abnormal human body condition, 
diagnosing it and imaging the effect to early detection of cancer and un-attended health 
monitoring and examination; from sensing for airport security to through-wall imaging 
and inventory for gas and oil; and from detection and inspection of buried mine, UXO, 
underground oil and gas pipes to wireless power transmission and data communications 
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for smart wells, etc. (Fig. 1.1). Research and development of new RFICs and systems are 
thus vital for both the commercial and defense sectors in a nation. They are particularly 
important for the development and advancement of wireless communications, sensing and 
radar technologies. 
 
1.1.1 SiGe BiCMOS Technology 
Silicon germanium (SiGe) Bipolar Complementary Metal Oxide Semiconductor 
(BiCMOS) is the technology of choice for millimeter-wave RFICs due to its various merits. 
The cross-section of the SiGe BiCMOS process is simply shown in Fig. 1.2, which 
consists of nMOS and pMOS field effect transistors (FETs), and NPN and PNP bipolar-
junction-transistors (BJTs). A SiGe NPN BJT is an advanced technology from Si NPN 
 
Fig. 1.1. Silicon-based millimeter-wave RFIC single-chip-solution and its applications. 
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BJT. The main difference between them is the material of base of BJT. By using SiGe for 
the base, the speed, gain, RF and 1/f noises, base resistance and operating frequency of 
the BJT are improved. In comparison with CMOS, although the BiCMOS process 
consumes more time and cost, it has a benefit of having available BJTs and CMOS FETs 
on the same substrate. The two types of transistors enable enhanced system performances, 
integration, and functionalities. The BJT has higher speed and better high-frequency 
characteristics (ft ≈200 GHz) than CMOS. Also, it provides a larger current capability, 
which means more output power, and higher transconductance (gm) and lower RF noise. 
So, the BJT is considered better for active circuits such as power amplifier (PA), low noise 
amplifier (LNA), and gain amplifier (GA) in RFIC systems. On the other hand, CMOS 
has lower cost and can be used more than BJT for passive or digital circuits such as an 
attenuator, phase shifter, switch, DC control circuit, etc., since CMOS has lower static 
power dissipation without DC current at gate, and higher yield capability (passive-type 
circuits usually needs bigger transistor size.) 
 
1.2 RFIC Phased-Array System 
The first phased-array systems were proposed in the 1950’s [1-1]. Since then, they 
have broadly used in radar and communication applications due to their high directivity, 
beam-tailoring/steering ability, fast beam scanning/tracking response, etc. [1-2, 1-3]. In 
spite of their attractive properties, they were expensive, and applications had been limited 
only to high-cost and big-size systems such as airplane radar, military missile 
warning/tracking, space surveillance, etc. because of the plenty of constituent circuits. In  
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2007, the first fully integrated phased-array RFIC receiver is demonstrated with a SiGe 
BiCMOS technology in [1-4] achieving significant reductions in cost, weight and power 
consumption. It is an appropriate design for the modern economic systems such as radars 
for human-driven/autonomous cars, personal health monitoring devices and 
wearable/mobile devices requiring high data-rate communications. There have been 
researching efforts in the last ten years to realize millimeter-wave phased-array systems 
in silicon-based RFIC processes for a higher integration (on-chip antenna) and wider 
bandwidth [5th generation (5G) wireless communication]. 
The intrinsic transistors in RFIC are not able to handle high power due to low 
current density, breakdown voltage, and lossy substrate. These drawbacks can be remedied 
with phased arrays. As shown in Fig. 1.3, the low-gain beams radiated by the single array 
 
Fig. 1.3. Phased-array transmitter and its high-gain beam. 
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antennas are spatially combined on the space building the high-gain array beam. The 
effective isotropic power (EIRP) of a phased-array system is the sum of the output power, 
antenna gain and array gain (EIRP=Pout+Gant+GArray). So, a 7-channel phased-array 
transmitter has 8.5-dB array gain more than a single antenna transmitter.   
 
 1.2.1 Phased-Array Beam Steering with Varying Phases 
In phased-array systems, the individual antenna beams at each of the channels 
construct a high gain beam as mentioned previously. The constructed beam can be steered 
in the desired direction by varying the phase of the signal at each channel, which is called 
beam-steering. Fig. 1.4 show the beam direction/range, θ, of a phased-array transmitter 
which consists of antennas, amplifiers, phase shifters, attenuators, and a divider. The phase 
shifters are employed to adjust the phase/delay of the signal at each channel, ϕ, for having 
the high gain beam pointing in the desired direction. For the beam direction in Fig. 1.4, 
the phases are normally ϕ1> ϕ2> ϕ3> ϕ4> ϕ5> ϕ7> ϕ7. The array factors (AF) of the steered 
beam are plotted in Fig. 1.5, which are calculated with 
 ( )
1
n n
N
j
n
n
AF A e
 

  . (1.1) 
The steering range of the phased-array system is practically limited by the phase 
shift range of the constituent phase shifters. For example, a 4-bit phase shifter with 22.5º 
least significant bit (LSB) and 0‒337.5º phase shift range is employed at each channel of 
a 24-GHz 7-channel phased-array system. The maximum phase difference (Δϕmax) 
between the channels is chosen as 55º since the total phase difference over the seven  
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channels should be smaller than the maximum phase shift (55º 6=330º < 337.5º) as shown 
in Fig. 1.6. If the spacing between the array antennas (d) is assumed as 0.44 cm, the 
steering range (θ), ±26º, can be calculated with 
 
Fig. 1.4. 7-channel phased-array transmitter and beam steering. 
 
 
Fig. 1.5. Antenna factor of the steered beam with the varied phases, ϕ1~7. 
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 1 maxsin
360 d
 
 
 


. (1.2) 
The total steering range calculated is 52º from the left to right direction as shown in Fig. 
1.6. The assumption of the 0.44-cm spacing (d) can be verified with the maximum antenna 
spacing (dmax) calculated with 
max
1 sin
d




. (1.3) 
The spacing between antennas should be smaller than dmax in the arrays to facilitate the 
decent beam combining on space. The 0.44-cm array spacing assumed is acceptable based 
on the dmax of 0.73 cm calculated. There are several ways to increase the steering range. 
Firstly, we reduce the antenna spacing or the number of arrays/channels, but the directivity 
of the beam is degraded. Secondly, we also increase the phase shifting range of the phase 
shifters, but more phase shifters are needed at the cost of insertion loss and size. 
 
 1.2.2 Phased-Array Beam Tailoring with Amplitude Varied 
The beam steering function with the phase shifters is introduced in the previous 
chapter. As another remarkable function of a phased-array system, the high gain beam can 
be shaped as desired, which is caller beam tailoring. The attenuators in the phased-array 
transmitter in Fig. 1.7 are used to control the amplitude of the signal at each channel. By 
changing the amplitude in specific ways, we can reduce the side lobe to a certain degree, 
which means the interference signal at certain degree can be reduced. Fig. 1.8 shows the 
reduced side lobes at ±22.5º in red dotted line, which are calculated with the varying 
amplitudes, A1=1.3, A2=0.8, A3=1.6, A4=1.6, A5=0.8, A6=0.4, and A7=0.5. 
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Fig. 1.6. (a) Phase shifting and array antenna spacing of the 24-GHz 7-channel phased-
array transmitter for the 26º steering direction, and (b) its array factors showing 52º 
steering range. 
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Fig. 1.7. 7-channel phased-array transmitter with beam tailored. 
 
 
Fig. 1.8. Antenna factor of the tailored beam with varied amplitudes, A1~7. 
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1.2.3 Concurrent Dual-Band Phased-Array System 
Dual-band communication and radar systems, particularly those that can work in 
different bands at the same time, have become attractive in addressing increasing demands 
of military and industry applications. Accordingly, phased-array systems working 
concurrently over multiple bands are needed to push the wireless communications and 
sensing to the next level with its numerous advantages. Concurrent dual-band phased-
array systems bring the inherent strengths of phased arrays, such as high directivity, beam-
tailoring/steering ability, fast beam scanning/tracking response, etc., in different bands 
together into a single system. Consequently, dual-band phased-array systems are capable 
of forming and steering multiple electronic beams in different frequency bands 
 
Fig. 1.9. 7-channel concurrent dual-band phased-array transmitter with dual independent 
beams. 
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simultaneously, which significantly improve the systems’ diversity, ability, reliability, and 
performance. The higher frequencies of a dual-band system enable a high-data-rate 
communication and a high-detection-sensitivity radar, but at the cost of increased noise 
and propagation loss. On the other hand, the lower frequencies minimize noise and 
propagation loss. Fig. 1.9 shows the concurrent dual-band phased-array transmitter for f1 
and f2 frequencies. The single constituent components, concurrent dual-band phase shifters 
and attenuators, are able to operate at the dual bands individually without interference in 
another band, which enable the control of the dual array beams. The dual-band phased-
array transmitter/receiver can be employed in various systems such as an automotive radar 
enabling dual-target tracking, dual-point communication, simultaneous tracking/sensing, 
etc, as shown in Fig. 1.10.   
 
Fig. 1.10. Concurrent dual-band phased-array automotive radar with independent beams. 
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Conventionally, the concurrent dual-band transmitters are designed with two 
separate paths with switches or duplexers as shown in Fig. 1.11(a). We propose the 
transmitter shown in Fig. 1.11(b) to reduce the number of components, loss, power 
consumption, size, and cost. The proposed concurrent dual-band transmitter consists of 
the concurrent dual-band constituent components, which would have more linearity issues 
compared to the single-band components because the dual frequencies are simultaneously 
processed. This approach is more challenging but deserves significant attention, as it 
enables fully integrated dual-band transceiver in  a single unit, bringing more cost-
effective and better-performance systems to both military and commercial sectors.  
 
 
(a) 
 
(b) 
Fig. 1.11. (a) Conventional and (b) proposed concurrent dual-band transmitter. 
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1.3 Frequency Band Planning 
For our phased-array design, two unlicensed bands of 22‒29 and 57‒64 GHz are 
chosen. The high frequencies enable a compact design of the phased-array system. Also, 
for radar application, it can have broad bandwidth, which leads to high data rate and low 
range resolution (Δr) based on 
2 1
C
f f
FBW
f

 (1.4) 
and 
2 2
c T c
r
BW

  

. (1.5) 
Fig. 1.12 shows why a low range resolution is needed for the radar system. The low range 
resolution enables us to discriminate the objects located closely apart. On the other hand, 
the high frequencies degrade the radar detection range (Rmax), 
c·T
D
D    r
 r = c·T/2
T
Fig. 1.12. Radar range resolution (Δr) to discriminate the objects close to each other. 
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f P


  (1.6) 
, but it can be compensated with the array structure. The high-frequency design also 
increases the gain of the beam, which is good for discriminating multiple targets in radar. 
The correlation between the gain of beam and operating frequency is expressed as 
2
0
2
4 eA fG
c

 . (1.7) 
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CHAPTER II 
CONCURRENT DUAL-BAND PHASED-ARRAY TRANSCEIVER 
 
2.1 24/60-GHz Concurrent Dual-Band Phased-Array Transceiver/Transmitter 
Fig. 2.1 shows an n-channel concurrent dual-band phased-array transceiver, which 
consists of power amplifiers (PAs), low noise amplifiers (LNAs), gain amplifiers (GAs), 
attenuators, phase shifters, switches, and a divider/combiner. The constituent components 
are designed for the concurrent dual-band frequency response at 24 and 60 GHz, which 
enable the concurrent dual-beam operation as mentioned in Sec. 1.2.3. The transmitting 
part of the transceiver is shown in Fig. 2.2. The constituent components in the transmitter 
have been studied in this dissertation. The sequent chapters show how the components are 
designed and developed. The input/output power, gain, and insertion loss (IL) are 
estimated as shown in Fig. 2.2, which are used to decide the specifications of the 
components. The output powers entering into antenna are 12 and 0 dBm at 24 and 60 GHz, 
respectively, assuming 0-dBm input power. The output power is too small to use the 
transmitter for mid-range radar and communications. So, if we use 8-channel array (9-dB 
array gain) and assume the single-antenna gain is 12 and 8 dB at 24 and 60 GHz 
respectively, the EIRPs are increased to 33 and 17 dBm at 24 and 60 GHz, respectively. 
Assuming RCS (radar cross section, σ) is 4 m2 and minimum power (Pmin) is -60 dBm for 
both frequencies, the radar detection range is calculated with (1.4) as 7 and 2 meters at 24 
and 60 GHz, respectively. The range can be easily increased with more transmitting RF 
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power and/or by extending the number of arrays using more RFIC chip sets, which do not 
cost much. 
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CHAPTER III 
CONCURRENT 22–29/57–64-GHZ DUAL-BAND CMOS STEP ATTENUATOR 
WITH LOW PHASE VARIATIONS* 
 
 Concurrent dual-band phased-array systems bring the inherent strengths of phased 
arrays, such as high directivity, beam-tailoring/steering ability, fast beam 
scanning/tracking response, etc. [3-1], [3-2], in different bands together into a single 
system. Consequently, dual-band phased-array systems are capable of forming and 
steering multiple electronic beams in different frequency bands simultaneously, which 
significantly improve the systems’ diversity, ability and performance.     
Amplitude-controllable circuits, which play a key role in tailoring beam patterns 
and side-lobe levels, are important components in phased-array systems. For amplitude 
control, step attenuators are preferable to variable gain amplifiers and analog attenuators 
in terms of power consumption, linearity, temperature dependency, control complexity, 
and phase variation. However, typical step attenuators have relatively large circuit size 
and high insertion loss, causing possible shortcomings for implementation in phased 
arrays. These problems are particularly troublesome for phased arrays employing silicon-
based CMOS/BiCMOS radio frequency integrated circuits (RFICs) whose real estate is 
expensive and insertion loss is relatively high due to lossy silicon substrates. Therefore,  
 
*Copyright 2017 IEEE. Reprinted, with permission, from Juseok Bae and Cam Nguyen, 
“A novel concurrent 22–29/57–64-GHz dual-band CMOS step attenuator with low phase 
variations”, IEEE Transaction on Microwave Theory and Techniques, vol. 64, no. 6, pp. 
1867–1875, April 2016. 
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design techniques to reduce the size and loss of step attenuators are needed, especially for 
RFIC design. The need of these techniques is more pronounced in multi-band step 
attenuators since multi-band attenuators typically have a larger size and higher insertion 
loss compared to their single-band counterparts due to the possible use of separate single-
band attenuators and associated multiplexers. Attenuators are also required to have less 
transmission-phase variation during the amplitude control to minimize the interference in 
the phase shifter operation in the phased-array system. This helps avoid steering/tracking 
error and additional calibration process for the system. Various single-band step 
attenuators with low phase variations have been developed, e.g. [3-3], [3-4], [3-5]. 
This paper presents a novel 4-bit step attenuator that can work concurrently in two 
unlicensed bands of 22–29 and 57–64 GHz with low phase variations. It is fabricated on 
CMOS using a 0.18-μm BiCMOS technology. New dual-function band-pass attenuator 
having both attenuating and band-pass filtering and integrated diplexer-attenuator with 
dual-function of diplexer and attenuation, which constitute the concurrent 22–29 and 57–
64 GHz dual-band attenuator, is proposed along with their design formulas. The proposed 
dual-band attenuator is capable of controlling the amplitudes of signals operating at 
different frequency bands independently and simultaneously, enabling concurrent tailor 
T/R SW
PA
SPDT 1
RX(IN)
60GHz
24GHz
60GHz
24GHz
SPDT2
IN
RX (OUT)
GA2
GA1
Power 
Divider
 
 
Fig. 3.1. Concurrenut dual-band attenuator in the phased-array transmitter (in the dotted 
boxes) 
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of dual electronic beams independently without any significant effects on each other’s 
beam shapes and phase errors. A new distributed attenuator with minimum phase 
variation, which is part of the concurrent 22–29 and 57–64 GHz dual-band attenuator, is 
also proposed. 
The designed concurrent dual-band attenuator is employed for the phased-array 
transmitter as shown in the dotted box in Fig. 3.1. 
 
3.1 Concurrent Dual-Band and Low-Phase-Variation Attenuators 
A conventional approach to design concurrent dual-band attenuators is shown in 
Fig. 3.2(a). It consists of two branches of separate diplexers and single-bit attenuators, 
each designed in a single band, and operates as follows. A wide or dual-band signal 
injected through the input of the first diplexer splits into the low- and high-band signal 
 
 
Fig. 3.2. (a) Conventional concurrent dual-band attenuator realized with separate 
diplexers and attenuators. (b) Proposed concurrent dual-band attenuator implementing 
attenuators and integrated diplexer-attenuators having dual functions of diplexer and 
attenuation. 
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paths; the amplitudes of these separate signals are then controlled by the low- and high-
band attenuators, respectively; and finally these signals are combined by the subsequent 
diplexer, yielding a concurrent dual-band output signal having controlled amplitude. The 
attenuator is bidirectional and can be used in both receive and transmit paths in systems. 
As can be seen, this approach results in large size and high insertion loss. To overcome 
these problems, we propose a new concurrent dual-band attenuator as shown in Fig. 3.2(b). 
The proposed attenuator employs integrated diplexer-attenuators having dual-function of 
diplexer and attenuation, hence enabling a reduction in the overall circuit size and insertion 
loss.   
Fig. 3.3 illustrates the design process of the proposed concurrent dual-band 
attenuator showing how the concept is realized. The design starts with an asymmetric 
distributed attenuator consisting of a λ/4 transmission line and a shunt transistor MP as 
shown in Fig. 3.3(a). The λ/4 transmission line is replaced with a T-type equivalent 
 
 
Fig. 3.3. Design process of the proposed concurrent dual-band attenuator. 
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network configured to behave as a band-pass filter (BPF) to produce a BPF-attenuator as 
shown in Fig. 3.3(b), which will be discussed in Sec. II.B. Two BPF-attenuators are then 
designed to cover the low and high-frequency bands of interest.  They constitute the 
integrated diplexer-attenuators as shown in Fig. 3.3(c). These diplexer-attenuators are 
finally combined with the low- and high-band distributed attenuators to form the 
concurrent dual-band attenuator in Fig. 3.3(c). The low- and high-band distributed 
attenuators are employed for both impedance transformation and additional attenuation 
bits, which will be discussed in details in Sec. II.A. It is noted that the asymmetric structure 
and T-type BPF, instead of a conventional symmetric attenuator and a Pi-type BPF, are 
chosen for the BPF-attenuator in Fig. 3.3(b) to avoid possible problems of deviation from 
 
 
Fig. 3.4. Core attenuator of the concurrent dual-band attenuator: topology (a) and 
equivalent circuits at maximum attenuation state (b) and reference state (c). 
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the desired performance. A conventional symmetric attenuator and a Pi-type BPF contain 
a shunt transistor and shunt passive elements (inductor and capacitor) at their input 
terminals (P1 in Fig. 3.3(b)), respectively [3-6], which cause deviations from the designed 
attenuation and frequency response when combined at the input of the diplexer-attenuator. 
 
3.1.1 Core Attenuator Topology  
Each path of the new concurrent dual-band attenuator in Figs. 3.2(b) and 3.3(c) 
constitutes its “core” attenuator.  Fig. 3.4 shows the core attenuator, which consists of two 
asymmetric distributed attenuators and a symmetric distributed attenuator as mentioned 
earlier.  The shunt nMOS transistors of the core attenuator are digitally controlled and are 
represented by the on-resistance or off-capacitance in the on or off state, respectively. 
Specific topologies of the low- and high-band BPF-attenuators of the asymmetric 
distributed attenuators that produce the dual-function low- and high-band band-pass 
filtering-attenuation characteristics will be presented in Sec. II.B, while that of the 
symmetric distributed attenuator having low phase variation will be discussed in Sec. II.C.  
At the maximum attenuation state where all transistors are on as shown in Fig. 3.4(b), the 
characteristic impedance of the λ/4 transmission line ZT1 and the on-resistance Ron1 in the 
1st asymmetric distributed attenuator can be derived based on its ABCD-parameters as 
2
1
1
1


L on
T
L on
Z R
Z
Z R
   (3.1) 
1
1
/10
1
/10
10
1 10




A
L
on
A
Z
R    (3.2) 
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where A1 denotes the attenuation of the 1
st asymmetric distributed attenuator in dB, ZL 
represents the termination impedance at the input and output of the attenuator, and 
1 
Att Att
LI IZ Z Z  is assumed for the input matching. Similarly, the design formulas for the 2
nd 
asymmetric attenuator are derived as 
2
4
3
4


L on
T
L on
Z R
Z
Z R
   (3.3) 
3
3
/10
4
/10
10
1 10




A
L
on
A
Z
R .   (3.4) 
The asymmetric distributed attenuators have 2 ,Att LOZ Z  2 Att LIZ Z  and 2 2Att AttO IZ Z  at the 
maximum attenuation state, necessitating an impedance transformer between the 
asymmetric attenuators for the input and output matching. The symmetric distributed 
attenuator provides such impedance transformation as well as enables increased total 
attenuation bit and range. The symmetric distributed attenuator can be designed based on 
2
Att
OZ  and 2
Att
IZ  expressed as 
2
1 1
2
2
1 1


on TAtt
O
on L T
R Z
Z
R Z Z
   (3.5) 
2
4 3
2
2
4 3


on TAtt
I
on L T
R Z
Z
R Z Z
.   (3.6) 
By assuming 1 
Att
LIZ Z  and 1 
Att
LOZ Z , the on-resistances Ron2 and Ron3 of the transistors M2 
and M3 can be derived as 
 3 2
2
3 2
1 


Att
on L L I
on
Att
on I
R Z T Z Z
R
R Z
   (3.7) 
 2 2
3
2 2
1 


Att
on L L O
on
Att
on O
R Z T Z Z
R
R Z
 (3.8) 
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where    2 2
2/10 /104 10 / 10 1  A AT  with A2 denoting the attenuation of the symmetric 
distributed attenuator in dB. Substituting Ron3 from (3.8) into (3.7) gives 
        2 222 2 2 2 2 2 2 21 1 0Att Att Att Att Att Att AttL on L L L Lon I O I I O I OR Z Z R T Z Z Z Z Z Z T Z Z Z Z           (3.9) 
from which Ron2 can be calculated and then used for determining Ron3 from (3.8). The 
characteristic impedance 2
Att
TZ  is expressed, using the design formulas of conventional 
distributed attenuator in [3-7], as 
 2/10 2 3
2
/10
10 1
2 10


A
on onAtt
T
A
R R
Z .   (3.10) 
These derived formulas allow the values of the elements for the maximum attenuation 
state shown in Fig. 3.4(b) to be calculated.  
For the reference state of the core attenuator where all transistors are turned off as shown 
in Fig. 3.4(c), the characteristic impedance of the second transmission line 2
Ref
TZ  is derived 
as 
1 3
2 
T TRef
T
L
Z Z
Z
Z
   (3.11) 
assuming Ref LIZ Z  or 
Ref
LOZ Z for the input and output matching and the shunt transistors 
M1‒M4 have ideal off-switching conditions with the off-capacitances Coff1‒Coff4 ignored. 
To verify the design formulas derived for the core attenuator in Fig. 3.4(a), a 7-dB step 
attenuator, which consists of 1-and 2-dB asymmetric distributed attenuators and 4-dB 
symmetric distributed attenuator, is designed. The elements’ values at the maximum 
attenuation state are calculated with (3.1)‒(3.4) and (3.8)‒(3.10), while (3.1), (3.3) and 
(3.11) are used for the reference state. Also, the center frequency of 24 GHz and input and 
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output load impedance of 50 Ω are employed for the design. Consequently, it yields 
Ron1=193.1 Ω, Ron2 = 88.1 Ω, Ron3 = 109.8 Ω, Ron4 = 85.5 Ω, ZT1 = 44.5 Ω, ZT3 = 39.7 Ω, 2AttTZ
 
(a) 
 
 
(b) 
Fig. 3.5. Simulated (a) insertion and input/output return losses, and (b) constituent 
attenuators’ input/output impedances of the 7-dB step attenuator at the maximum 
attenuation and reference states. 
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= 46.9 Ω and 2
Ref
TZ = 35.4 Ω. The simulations of the designed 7-dB step attenuator at the 
maximum attenuation and reference states are shown in Fig. 3.5. The 0-dB insertion loss, 
7-dB attenuation and well-matched input and output at the center frequency, 24 GHz, are 
confirmed in Fig. 3.5(a) as designed. Also, 1 1
Ref RefAtt Att Att Att
I II O O OZ Z Z Z Z Z     =50 Ω, 2AttIZ
=23 Ω and 2AttOZ =33 Ω at 24 GHz are shown in Fig. 3.5(b), verifying the derived formulas. 
The above results show that, in practical designs, the characteristic impedances of the λ/4 
lines and the sizes of the shunt transistors in the core attenuator can be determined based 
on the derived formulas. Particularly, an optimum value for the characteristic impedance 
of the second transmission line ZT2 is found from (3.10) and (3.11) considering acceptable 
attenuations and matching conditions at both attenuation and reference states. 
It is noted that our (single-band) core attenuator implements a single-stage 
attenuation approach, which results in minimum numbers of transmission lines and shunt 
transistors. This approach is different from that proposed in [3-4], which employs a multi-
stage distributed attenuator. 
 
3.1.2 Integrated Diplexer-Attenuator and Constituent Low- and High-Band Band-
Pass-Filter-Attenuators 
By configuring the transmission lines in the constituent 1st and 2nd asymmetric 
distributed attenuators of the core attenuators in Fig. 3.5(a) to behave as BPFs, we can 
realize the low- and high-band BPF-attenuators, which constitute the integrated diplexer-
attenuators as seen in Fig. 3.3(c).  
Fig. 3.6 shows the equivalences between transmission lines and 2nd-order BPFs with C- 
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and L-coupled impedance inverters (K-inverters) terminated with ZL. The transmission 
lines with positive (+) and negative (–) electrical length are equated to the C- and the 
L-coupled BPFs, respectively, due to the corresponding image phase shift of the C- and 
 
 
Fig. 3.6. Equivalences between ±θ transmission lines and 2nd-order K-inverter BPFs with 
(a) C-coupled and (b) L-coupled networks. 
 
 
 
 
Fig. 3.7. Integrated diplexer-attenuator consisting of the C- and L-coupled BPF-
attenuators constituting the low- and high-band BPF-attenuators, respectively. 
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L-coupled networks. The even- and odd-mode correspond to the open and short circuits 
at the dashed line, respectively. The input impedances of the transmission line and C-
coupled BPF in Fig. 3.6(a) for the even- and odd-mode can be expressed as 
- cot
2

Pin even TZ jZ    (3.12) 
- tan
2

P Tin oddZ jZ    (3.13) 
-
12
1 1

 
 
   
 
C C
in even r
C C
r
Z j L
C C
   (3.14) 
-
12
1 1

 
 
   
 
C C
rin odd C C
r
Z j L
C C
   (3.15) 
where ZT is the characteristic impedance of the transmission line. By equating the 
corresponding even- and odd-mode input impedances ( - -P Cin even in evenZ Z  and - -P Cin odd in oddZ Z ), 
12
CC  is derived as 
12
0
sin
C
T
C
Z


   (3.16) 
where ω0 is the center frequency of the BPF. Equating PinZ  and CinZ  yields the impedance 
of the inverter as 
12 cscC TK Z .   (3.17) 
The series inductance and capacitance in the C-coupled BPF can be obtained, following 
the low-pass to band-pass mapping [3-8], as 
12 1 2
0

C
C
r
K g g
L
W
   (3.18) 
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 0 0
1
cot  


C
r
C
r T
C
L Z
   (3.19) 
where g1 and g2 are the values of the 1
st and 2nd elements of the low-pass prototype filter, 
respectively, W = (ω2 / ω0) ‒ (ω0 / ω2) , and ω2 is the upper-pass-band cut-off frequency of 
 
        (a) 
 
 
         (b) 
 
Fig. 3.8. Simulations of the 2-dB integrated diplexer-attenuator at (a) reference and (b) 
attenuation states. L-path: low-band path and H-path: high-band path. 
 
 31 
 
 
the BPF. Similarly, the equivalent formulas of the L-coupled BPF in Fig. 3.6(b) can also 
be derived as   
12
0
csc

TL
Z
L


   (3.20) 
12 12
L CK K    (3.21) 
L Cr rL L    (3.22) 
L Cr rC C .   (3.23) 
With these equivalent C-coupled and L-coupled BPFs, the corresponding low- and high-
band BPF-attenuators can be designed as shown in the integrated diplexer-attenuator in 
Fig. 3.7. It is noted that, in the integrated diplexer-attenuator, the equivalent C-coupled 
and L-coupled BPFs are utilized for the low- and high-band paths, respectively, due to 
their weighted filter responses toward low-pass (C-coupled BPF) and high-pass (L-
coupled BPF). 
As an example to verify the formulas derived for the equivalent transmission lines 
and BPFs, the integrated diplexer-attenuator in Fig. 3.7 is designed for 2-dB attenuation 
in each path (low- or high-band path). 2nd-order Butterworth filter responses with 22–29 
GHz and 57–64 GHz pass-bands are chosen. Eqs. (3.1), (3.2) and (3.16)–(3.19) are used 
to design the constituent C-coupled-BPF attenuator, while (3.1), (3.2) and (3.20)–( 3.23) 
are used for the L-coupled BPF-attenuator. Consequently, we obtain ZT = 39.7 Ω, Ron = 
85.5 Ω, 12CC  = 157 fF, 12LL  = 105 pH, 
C
rC  = LrC  = 28.7 fF, and CrL  = 
L
rL  = 1.36 nH. The 
simulations of the designed integrated diplexer-attenuator at the reference and attenuation 
states are shown in Figs. 3.8(a) and (b), respectively. For the reference-state simulations, 
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the off-capacitances of MPs are disregarded. Also, the 39.7- and 50-Ω load impedances 
are employed for the reference- and attenuation-state simulations, respectively. The 
simulated results in Figs. 3.8 (a) and (b) show that, at the design frequencies of 25.5 and 
60.5 GHz, the integrated diplexer-attenuator has 0-dB insertion loss, 39.7-Ω input 
impedances and 90° phase delays at the reference state, and 2-dB attenuation and 50-Ω 
input impedance at the attenuation state, which demonstrate the validity of the derived 
formulas (3.16)–(3.23).  
 
3.1.3 Low-Phase-Variation Attenuator 
The symmetric distributed attenuator of the core attenuator seen in Fig. 3.4(a) is 
implemented for low phase variation as shown in Fig. 3.9(a), and its equivalent circuits at 
reference and attenuation states are shown in Figs. 3.9(b) and (c), respectively. For low 
phase variation, a large capacitor CP is inserted in series with the transistor MP. CP affects 
the phase delay at the attenuation state while it is negligible at the reference state due to 
the relatively very small off-capacitance Coff. The relations of CP to Coff and Ron are 
 
        (a)          (b)           (c) 
 
Fig. 3.9. Low-phase-variation attenuator (a) and its equivalent circuits at reference (b) and 
attenuation (c) states.  
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described with the impedance expressions (ZR and ZA) in Figs. 3.9(b) and (c), respectively. 
Hence, the insertion phase at the attenuation state can be adjusted without any significant 
effect on the phase at the reference state. To verify this design concept, a 24-GHz 8-dB 
distributed attenuator, which consists of 72.8-Ω shunt resistors and 68.8-Ω transmission 
line, is designed based on the proposed structure in Fig. 3.9(a). For the design, the shunt 
nMOS transistor MP, having 0.18-μm gate-length and 12-μm gate-width, which has 
approximate 72.8-Ω on-resistance and 13-fF off-capacitance, is employed. Fig. 3.10 
shows the simulated insertion phase and phase difference of the designed symmetric 
distributed attenuator with CP of 405- or 850-fF or without CP. The simulations show that 
the insertion phase at the reference state (solid lines) changes very slightly for different 
 
 
Fig. 3.10. Simulated (a) insertion phase and (b) phase difference of the low-phase-
variation attenuator with CP of 405- and 850-fF and without CP. 
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values of CP, while that at the attenuation state (dashed lines) decreases significantly with 
decreasing CP. Therefore, an optimum phase difference/variation over the desired 
frequency band can be found by adjusting the value of CP in the proposed symmetric 
distributed attenuator. Over 22–29 GHz, the simulations show that the attenuator with 
405-fF CP leads to the lowest phase difference, 0–5.3°, when compared with those, 0–9.5° 
and 5.1–13.5°, by the attenuator with 850-fF CP and without CP, respectively. It also shows 
that the phase variation can be reduced without any significant size increase by adding the 
large capacitors on the shunt path. It is noted that a distributed attenuator inherently has 
lower phase variation during the attenuation control compared to other types of attenuators, 
such as Pi-, T- and bridged-attenuator reported in [3-3], [3-5] and [3-9], due to the absence 
of large-size series transistors. This virtue is also reflected in the proposed symmetric 
distributed attenuator. In [3-4], the phase variation of the multi-stage distributed attenuator 
is reduced by adding shunt inductors. However, for the single-stage distributed attenuator 
in Fig. 3.9(a), adding inductors increases the insertion phase, making the phase variation 
worse. In [3-5], a shunt capacitor is added into a T-type lumped attenuator to offset the 
impact of the series off-capacitance at the attenuation, resulting in reduced phase variation. 
This phase-variation reduction is different from our approach utilizing the relations of 
elements as described earlier.  
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3.2 Concurrent Dual-Band Attenuator with Low Phase Variations  
3.2.1 Design and Fabrication 
Fig. 3.11 shows the schematic of the new 4-bit 24/60-GHz step attenuator with 
concurrent dual pass-bands and low phase variations designed based on the discussions of 
the concurrent dual-band attenuator and the low-phase-variation attenuator in Sec. II. Fig. 
3.11 also includes the sizes of the transistors and values of the inductors and capacitors 
used in the attenuator. The 4-bit 24/60-GHz concurrent dual-band step attenuator consists 
of 1-bit 1- and 2-dB integrated diplexer-attenuators and 2-bit 4- and 8-dB low-phase-
variation lumped-element attenuators, and can control the amplitude with a 1-dB step over 
16 states (4 bit) in each pass-band (22–29 or 57–64 GHz). The integrated diplexer-
attenuator, consisting of the low-band 24- and high-band 60-GHz BPF-attenuators, is 
placed at the input and output for splitting and combining the input and output signals, 
respectively, which enables independent amplitude control in each pass-band. It is noted 
that this diplexer-attenuator is different from that designed for the dual-band of 22–29 and 
57–64 GHz simulated in Fig. 3.8. In this design, the 2nd pass-band of the attenuator is 
wider than 57–64 GHz to obtain more practical capacitances and inductances to facilitate 
realization in the BiCMOS process. This will result in a wider second passband for the 
concurrent dual-band attenuator as will be seen in the measurement results. The lumped 
attenuators are initially designed as distributed attenuators mentioned in Sec. II, and then 
the constituent λ/4 lines are substituted with the equivalent T-networks as shown in Fig. 
3.11 for compactness.  The lumped attenuators’ sizes are also reduced by sharing the T-
networks for the 4- and 8-dB attenuations on both paths. Specifically, as shown on the 
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Low-Band Path 
LB1
Low
=635 pH         CB1
Low
=109 fF         CB2
Low
=123 fF         LT
Low
=180 pH         CT
Low
=170 fF 
MP1
Low
=2.9 μm × 5    MP2
Low
=2.9 μm × 5    MP3
Low
=3.8 μm × 8   MP4
Low
=3.0 μm × 5  CP1
Low
=1.2 pF 
 
High-Band Path 
LB1
High
=150 pH          CB1
High
=30 fF          LB2
High
=180 pH          LT
High
=73 pH          CT
High
=40 fF 
MP1
High
=2.5 μm × 4    MP2
High
=3.1 μm × 4    MP3
High
=3.4 μm × 8    MP4
High
=2.6 μm × 4  
CP1
High
=CP2
High
=160 fF 
 
 
Fig. 3.11. Schematic of the 4-bit 24/60-GHz concurrent dual-band step attenuator with 
low phase variations.  
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low-band path in Fig. 3.11, the shunt transistors for the 4-dB attenuation ( 2LowPM ) and 8-dB 
attenuation ( 3LowPM ) share the T-network
Low in the 24-GHz 2-bit lumped attenuator. The 60-
GHz 2-bit lumped attenuator on the high-band path is similarly designed. The 
characteristic impedances of the equivalent λ/4 lines of the T-networks for the 4- and 8-
dB attenuations are calculated with (3.10) as 46.9 and 67 Ω, respectively. For sharing the 
T-network, the optimum impedances can be found between the calculated values. To 
achieve low phase variations, the capacitors 1LowPC , 1
High
PC  and 2
High
PC  are inserted into the 8-
dB lumped-element attenuator on the low-band path and 4-, 8-dB lumped-element 
attenuators on the high-band path, respectively. This is necessary since, without CP, these 
attenuators lead to relatively high phase variations as compared to the other lower-
attenuation attenuators in the concurrent dual-band attenuator. The control voltages ( 1LowCV –
4
Low
CV  and 1
High
CV – 4
High
CV ) at the gates of the transistors are digitally controlled with 0 and 1.8 V 
 
 
Fig. 3.12. Micrograph of the 4-bit 24/60-GHz concurrent dual-band step attenuator with 
low phase variations. Chip size (core part): 1.8  0.52 mm2. 
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through large resistors (15 kΩ) to prevent RF signals from leaking through the dc bias 
lines [3-9], [3-10]. The design parameters of the BPFs and attenuators, used in the 
concurrent dual-band attenuator are shown in Table 3.1. 
The 4-bit 24/60-GHz concurrent dual-band step attenuator is fabricated using CMOS in 
TowerJazz 0.18-μm BiCMOS process and its photograph is shown in Fig. 3.12. It occupies 
1.8  0.52 mm2 excluding on-wafer RF and dc pads. Transistors laid out typically contain 
shunt parasitic capacitances and resistances, which could cause a shift in the frequency 
response and increase the insertion loss of the attenuator, respectively. In particular, the 
filtering response of the developed attenuator is degraded easily by the parasitic 
capacitances as compared to wide-band circuits. To minimize the resistive and capacitive 
parasitics, the body-floating technique in [3-9] is employed for the design of the shunt 
Table 3.1 Design parameters of the BPFs and attenuators composing the concurrent 
dual-band attenuator 
 
 Low-Band Path High-Band Path 
BPFs 
(in 1- and 2-dB  
Diplexer  
Attenuators) 
Center Frequency 24 GHz 60 GHz 
Number of  
Resonators 
2 
Filter Response Butterworth 
K-Inverter Type C-coupled  L-coupled  
Attenuators 
Topology 
Multi-bit single-stage distributed 
attenuator 
Control Type 
Digital (0 V for reference state and 1.8 V 
for attenuation state) 
Attenuation Step 1 dB 
Attenuation Bit 4 bit (16 states) 
Attenuation Range 16 dB 
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transistors. All interconnections in the attenuator are laid out using coplanar waveguide 
(CPW) structure and all spiral inductors are laid out inside the CPW structure to minimize 
the electric fields penetrating into the substrate and the mutual coupling between adjacent 
components, which facilitates low insertion loss and compact size, respectively. For the 
capacitors, metal-insulator-metal (MiM) structure is employed due to the compactness, 
reliability and high Q-factor in the design frequency ranges, except the series capacitors 
in the 60-GHz 1-bit 1- and 2-dB BPF-attenuators. These capacitors are implemented with 
a metal-oxide (SiO2)-metal (MOM) structure due to their small values. The inductors, 
interconnects and MOM capacitors in the attenuator are simulated with the EM-simulator 
IE3D (HyperLynx 3D EM, Mentor Graphics) for the post-layout simulations. The doped 
P+, P-taps and deep-trenches are placed between the low- and high-band paths as seen in 
Fig. 3.12 to minimize the crosstalk coupling through the conductive substrate (8 Ω·cm). 
 
3.2.2 Simulations and Measurements 
Figs. 3.13–17 show the post-layout simulations and measurements of the 24/60-
GHz concurrent dual-band and low-phase-variation step attenuator. For the simulations, 
the amplitude at each pass-band is controlled individually. For instance, during the control 
of the attenuations in the 1st pass-band (22–29 GHz) over 16 states, the amplitude in the 
2nd pass-band (57–64 GHz) is fixed at its reference state. However, the attenuator is 
designed to allow control in both bands simultaneously.  
In the 1st pass-band, the measured insertion loss, attenuation range and RMS amplitude 
error, as seen in Figs. 3.13(a) and (b), are 5.4–7.9, 13.7–14.5 and 0.51–0.54 dB, 
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respectively. The measured insertion loss at 24 GHz is 1 dB higher than the simulation. 
Figs. 3.14(a) and (b) show that the measured insertion loss, attenuation range and RMS 
amplitude error in the 2nd pass-band are 10.5–11, 11.8–12.9 and 0.93–1.54 dB, 
 
(a) 
 
  
(b) 
 
Fig. 3.13. Simulated and measured (a) attenuation and attenuation range, and (b) zoomed-
in attenuation and rms amplitude error during the 16-state amplitude control in the 1st 
pass-band. 
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respectively. The measured insertion loss at 60 GHz is 3.6 dB higher than the simulation. 
The insertion loss difference is mainly caused by the accuracy of the parasitic extraction 
(RCX) simulation used for the transistors at high frequencies and the parasitic 
 
(a) 
 
 
(b) 
 
Fig. 3.14. Simulated and measured (a) attenuation and attenuation range, and (b) zoomed-
in attenuation and rms amplitude error during the 16-state amplitude control at the 2nd 
pass-band.  
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capacitances, which could not be extracted. In Figs. 3.13(a) and 3.14(a), the measured 
rejections over 16 states at 12 and 36 GHz in the stop-bands are high than 28 and 31 dB, 
respectively. It is noted that the intermodulation products at 12 and 36 GHz are significant 
for the developed attenuator having the dual center frequencies, 24 GHz (f1) and 60 GHz 
(f2), because f2 - 2f1 = 12 GHz and f2 - f1 = 36 GHz. It is observed in Figs. 3.13(a) and 3.14(a) 
that the 16-state amplitude control in each pass-band barely affects the amplitude in the 
      
 
      
 
Fig. 3.15. Simulated and measured input and output return losses corresponding to the 
plots in Figs. 3.13 and 14. 
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other pass-band, which reflects the fact that the constituent integrated diplexer-attenuators 
have high isolations between the low- and high-band paths, and hence good dual-band 
functionality is attained for the developed attenuator.  Fig. 3.15 shows the simulated and 
 
(a) 
 
 
(b) 
 
Fig. 3.16. Simulated and measured relative insertion phases and rms phase errors during 
the 16-state amplitude control in (a) the 1st pass-band and (b) the 2nd pass-band. 
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measured input and output return losses during the 1st- or 2nd pass-band amplitude control. 
The measured input and output return losses are more than 9.9 and 8.9 dB in the 1st and 
2nd pass-band over the 16 different states, respectively, which show the developed 
attenuator is bidirectional. In Fig. 3.16 shows relative insertion phases and RMS phase 
errors of the attenuator. The measured RMS phase errors in the 1st and 2nd pass-band 
shown in Figs. 3.16(a) and (b) are 1–4.7° and 2.3–3.6°, respectively. The measured 
attenuation versus input power seen in Fig. 3.17 shows that the input P1dB is higher than 
13.7 and 11.4 dBm at 24 and 60 GHz over all states. Although the insertion loss at 60 GHz 
is higher than that at 24 GHz, the P1dB at 60 GHz is lower than that at 24 GHz. This is 
primarily due to the inherently lower power handling capability of the transistors as the 
frequency is increased, especially when it increases significantly and into the millimeter-
         
             (a)                                (b) 
 
Fig. 3.17. Measured power handling over 16 states at (a) 24 GHz and (b) 60 GHz. 
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wave regime. Fig. 3.17 shows that the attenuation increases as the input power is increased. 
This is due to the fact that the forward resistance of the shunt transistor’s junction diodes 
between the drain and body becomes smaller when the input power is increased, leading 
to more signal leakage to the body.  In Table 3.2, the performance of the developed 
attenuator is compared with those of reported CMOS step attenuators in [3-3], [3-4], [3-6] 
and [3- 9]. The proposed attenuator in this work is the only attenuator that is capable of a 
concurrent dual-band amplitude control. Moreover, the obtained RMS phase error in each 
pass-band is comparable with those of the attenuators reported in [3-3] and [3-4], which 
are designed with particular design techniques to minimize the phase variations for the 
single band. 
Table 3.2 Comparison of step CMOS attenuators 
 
         
   
  
Freq. 
(GHz) 
Inserti
on  
Loss 
(dB) 
Numb
er of 
States 
Desire
d Step 
(dB) 
RMS 
Phase 
Error 
(degree) 
RMS 
Amplitud
e Error 
(dB) 
Input 
P1dB 
(dBm) 
Size 
(mm2)
* 
Process 
Freq. 
Band 
Selectivity 
[3] 
dc–14 
(Type 
1) 
3.7–10 64 0.5 < 4.2 < 0.5 
15 (at 10 
GHz) 
1.25 
0.4 
0.18-μm 
CMOS 
No 
[4] 10–50 2-3 11 1 0.9–2.9 
Not 
Available 
4 (at 35 
GHz) 
0.75 
0.2 
CMOS 
in 0.12-
μm 
BiCMO
S 
No 
[6] 36–52 4.4–5.9 8 1 1.9–6.7 0.8–1.4 
> 20 (at 
44 GHz) 
0.61 
0.36 
CMOS 
in 0.18-
μm 
BiCMO
S 
Yes 
(Single 
Pass-Band) 
[9] 10–67 
8.4–
15.2 
16 3 
Not 
Available 
Not 
Available 
> 14 (at 
25 GHz) 
> 10 (at 
60 GHz) 
1.45 
0.53 
CMOS 
in 0.18-
μm 
BiCMO
S 
No 
This 
Work 
22–29 5.4–7.9 
16 1 
1–4.7 0.49–0.51 
> 14 (at 
24 GHz) 
1.8 
0.52 
CMOS 
in 0.18-
μm 
BiCMO
S 
Yes 
(Dual 
Pass-Band) 57–64 
10.5–
11.1 
2.3–3.6 0.93–1.5 
> 11 (at 
60 GHz) 
* The chip sizes exclude RF and dc pads 
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3.3 Conclusion 
A novel concurrent 22–29/57–64-GHz dual-band 4-bit step attenuator having 
small phase variations has been developed using a 0.18-μm BiCMOS technology for the 
first time. The low insertion loss and compact size are achieved by implementing dual-
functional elements. The small phase variation is obtained by adding shunt capacitors, 
which do not impact the attenuator’s size and insertion loss much. The design theory of 
the proposed concurrent dual-band attenuator is validated with the derived formulas and 
simulation and measurement results.  The measured results show low RMS phase errors, 
low RMS amplitude errors, and high P1dB in both pass bands of 22–29 and 57–64 GHz. 
Moreover, it is also confirmed that the signal amplitude of the developed attenuator can 
be controlled independently in each pass-band without any significant effect on the 
amplitude in the other pass-band, which enables tailoring dual electronic beams 
independently or concurrently in dual-band phased-array systems. The developed 
attenuator is attractive for silicon-based concurrent dual-band phased arrays, especially 
for those demanding a compact size, low insertion loss and minimum tracking/steering 
error. 
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CHAPTER IV 
10‒67-GHZ CMOS DUAL-FUNCTION SWITCHING ATTENUATOR WITH 
IMPROVED FLATNESS AND ATTENUATION RANGE* 
 
 Attenuators are extensively employed as an amplitude control circuit in 
communication and radar systems. Their primary purpose is to reduce the signal level 
without distorting its waveform. In this chapter, a wide-band CMOS attenuator covering 
10 to 67 GHz with large attenuation range, improved insertion-loss flatness, and switching 
function is studied. The attenuator is used for the output signal detection in the phased-
array transmitter as shown in Fig. 4.1. The output signal of the PA is detected with the 
directional coupler and then the attenuator adjusts the signal level as desired. The large 
attenuation range and improved flatness of the attenuator enable to handle the high power 
output signal over a broad frequency band. The embedded switching function in the 
attenuator is to turn on and off the detection path to minimizing the leakages. The collected 
information of the output signal, the amplitude and phase, can be employed to fix the 
amplitude/phase errors in the phased-array transmitter. 
Attenuators are typically classified as step (or digital) or linear (or analog) type [4-
1]–[4-5]. Step attenuators are preferred for systems demanding high linearity, power 
efficiency, and simplicity [4-1], [4-2], [4-4]. Conventional Pi-, T- [4-1], [4-4]–[4-8] and  
 
*Copyright 2017 IEEE. Reprinted, with permission, from Juseok Bae, Jaeyoung Lee, and 
Cam Nguyen, “A 10–67-GHz CMOS dual-function switching attenuator with improved 
flatness and large attenuation range”, IEEE Transaction on Microwave Theory and 
Techniques, vol. 61, no. 12, pp. 4118–4129, December 2013. 
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distributed [4-3], [4-9] attenuators as shown in Fig. 4.2 are the basic topologies for most 
attenuators and can provide step attenuation by digitally controlling the gate voltages.  
The flatness of attenuation levels, attenuation range, and bandwidth are typical 
specifications in attenuator design. The attenuation flatness particularly affects the linear 
distortion of signals (or signal amplitude fidelity) and signal level across operating 
frequencies which might cause problems for subsequent components in systems. High 
attenuation levels are necessary to handle high-power systems or circuits. Ultra-wide 
bandwidth is typically desired for attenuators. The Pi- and T-attenuators have the virtue 
of compactness, while the distributed attenuators have low insertion loss and relatively 
flat transmission performance over wide frequency ranges. The Pi- and T-attenuators, 
however, are substantially affected by the switching performance of transistors; thereby, 
it is hard to obtain optimum attenuation flatness, range, and bandwidth with CMOS 
transistors due to the fact that CMOS transistors have poorer switching performance at 
microwave frequencies than GaAs transistors [4-10]. On the other hand, the distributed 
attenuator is not proper for large attenuation ranges as it demands many transmission lines 
and hence a large chip area [4-1], [4-3], [4-9]. 
In RF systems, switching is normally needed at various places to achieve certain 
functions and/or improve system performance. These switching functions are typically 
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executed by individual switches. However, in order to improve system performance, size 
and cost, multifunction components are needed. To that end, dual-function attenuators 
possessing both attenuation and switching functions in the same circuit is highly desired. 
In spite of their usefulness, the dual-function switching attenuators have not been reported.    
This paper reports a new CMOS dual-function 4-bit step attenuator capable of 
switching and large attenuation ranges with improved flatness over an ultra-wide 
bandwidth from 10–67 GHz. This attenuator was briefly reported in [4-11]. A new 
attenuator design method is proposed and implemented using a cascade of the Pi- or/and 
T-attenuator and distributed attenuator to improve the attenuation flatness, range, and 
   
 
 
         
Fig. 4.2. Conventional attenuator topologies: (a) 1-bit Pi-, (b) 1-bit T-, and (c) n-state 
distributed attenuators. 
 52 
 
 
bandwidth. The new design exploits the inherent nature of the slopes of the insertion loss 
responses of the Pi- and T-attenuator, which increase as the frequency is increased at 
certain attenuation states, and that of the distributed resonator with shortened transmission 
lines that decreases with frequency. These two opposite slopes compensate each other, 
resulting in good attenuation flatness and large attenuation range across wide frequency 
ranges. The body-floating technique for transistors implemented for switches in [4-12]-
[4-15] is also employed for the attenuator design to help minimize the effect of the low-
resistivity silicon substrate. It is found that the use of the body-floating technique can also 
improve the flatness and transmission performance in CMOS attenuators. The reflective 
switching function for the attenuator is accomplished by implementing a switchable 
attenuating unit for the first and last stage of the 4-bit attenuator that results in good off-
state isolation. 
 
4.1 Analysis of Conventional Attenuators 
 Fig. 4.2 shows the conventional Pi-, T- and distributed attenuators that contain 
series resistances (RPS, RTS), transistors’ significant parasitic elements affecting the 
performance of attenuators including junction capacitances at the drain (Cjd1, Cjd2, Cjd) and 
the source (Cjs1, Cjs2, Cjs), gate-drain capacitances (Cgd1, Cgd2, Cgd) and gate-source 
capacitances (Cgs1, Cgs2, Cgs), and the substrate impedances from the source/drain junctions 
to ground (ZS1, ZS2, and ZS). A large resistance, RG, is used at the gate of each transistor to 
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prevent RF signal from leaking through the DC bias line and to decrease the fluctuations 
of the gate-drain and gate-source voltages in the attenuators, which may cause breakdown 
[4-16]. 
 
4.1.1 Pi- and T-Attenuator 
 Fig. 4.3 represents the equivalent circuits of the Pi- and T-attenuator for an 
attenuation state, ignoring the junction capacitances and substrate impedances for 
RPS
CP1
RP2 RP2
CP1= Cgd1/2= Cgs1/2
IN OUT
Attenuation Cell                  
RTS
CT1
CT1= Cgd1/2= Cgs1/2
RT2
IN OUTRTS
Attenuation Cell     
                              (a)                                   (b) 
 
Fig. 4.3. Equivalent circuits at an attenuation state of the Pi-attenuator (a) and T-
attenuator (b). 
 
 
            
                   (a)                                            (b) 
 
Fig. 4.4. Attenuation and input return loss of (a) 16-dB Pi-attenuator for CP1 from 5 to 50 
fF in 15-fF steps and (b) 4-dB T-attenuator for CT1 from 50 to 140 fF in 30-fF steps.  
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simplicity. The series and shunt transistors (MP1, MP2, MT1 and MT2), as seen in Fig. 4.2, 
act as switches in the attenuators. In the attenuation state, MP2 and MT2 are turned on and 
represented by on-resistance RP2 and RT2, respectively, whereas MP1 and MT1 are switched 
off with off-capacitance CP1 and CT1, respectively. RP2 and RT2 together with RPS and RTS, 
respectively, act as attenuation cells. These resistances can be expressed as [4-17]: 
   /20 /202 0 1 10 / 1 10L LPR Z     , (4.1) 
 22 2 02 / ( / ) 1PS P PR R R Z  , (4.2) 
/20 /20
0 (1 10 )/(1 10 )
L L
TSR Z
    , (4.3) 
2 2
2 0( )/2T TSTSR Z R R 
 
(4.4) 
where L denotes the attenuation value of the attenuation cell in dB and Z0 represents the 
terminating impedance at the input and output ports. Assuming 1 1gd gsC C  leads to
1 1 P TC C 1 1/2 /2gd gsC C .  The attenuation (S21) of the circuit in Fig. 4.3(a) can be derived 
from the ABCD matrix as   
4 4 4 4 2 2 2
2 1 1
21 4 4 2 2 2
1 1
4 (1 2 )P P PS P PSPA
PA PA PAP PA P
R C R C R
S
S T C U C W
 
 
 

  
, (4.5) 
where 0 01/ ,Y Z  4 2 22 04 1 2 ,PA P PSS R Y R   30 228PA PS PS PPT Y R R R R  , 
 2 2 2 02 ,PA P PPSU R R R Z   
3
2 0 28 ( 2 )PA P P PSV R Z R R   and 
 2 2 2 4 2 20 2 2 0{ 6 }PA PA PAPS PS P PW R T V R Y R R Z     . The corresponding reflection coefficient S11 
can be obtained from 
11 0 0( )/( )in inS Z Z Z Z    (4.6) 
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where Zin is the input impedance. The input impedance of the circuit in Fig. 4.3(a) can be 
derived as  
2
0 1 0 2
1 2 2 0( 2 )
PA P PS PPA
in
PA P PS P P
Z X j C Z R R
Z
X j C R R R Z




 
 (4.7) 
where 2 0 2 0(2 )PA P PS P PSX R Z R R Z R    . Similarly, the attenuation and input impedance of 
the circuit in Fig. 4.3(b) are obtained as  
2 2 4 4 4 2 2 2
2 0 1 1
21 4 4 4 4 2 2 2 2
1 12
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TA T TA T TA TA
R S Z C T C U
S
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 (4.8) 
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
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 
 (4.9) 
where 0 2 ,TA TS TS Z R R   0 0( )TA TST Z R Z  and
2 3 2 2 2
0 0 2 2(2 2 ).TA TA TAT TS TU Z Z S R T R R    
The attenuation flatness for the Pi-attenuator (FPA) and T-attenuator (FTA) between two 
frequencies ω1 and ω2 can be expressed as the ratio between the attenuations at ω1 and ω2 
which, upon using (4.5) and (4.8), yields 
 
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 (4.10) 
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 (4.11) 
for the Pi- and T-attenuator, respectively, where YPA=SPA+TPA, 21PA PC C  and 21TA TC C . Eqs. 
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(4.10) and (4.11) enable the sizes of the series transistors MP1 and MT1 in Fig. 4.2 to be 
chosen from their off-capacitances CP1 and CT1 calculated for given frequencies and 
flatness. As discussed later, the attenuation variation over the desired frequency range 
could be compensated by using proper transistor sizes and lengths for the transmission 
lines in the Pi-/T-attenuator and distributed attenuator, respectively. 
The ideal 0-dB attenuation flatness for the attenuators in Figs. 4.3(a) and (b) is obtained 
RPS
RP1
CP2
CP2= Cgd2/2= Cgs2/2
CP2
IN OUT
                  
RTS
RT1
CT2= Cgd2/2= Cgs2/2
CT2
IN OUTRTS
 
                         (a)                               (b) 
 
Fig. 4.5. Equivalent circuits at a reference state of (a) the Pi-attenuator and (b) the T-
attenuator. 
 
 
           
(a) (b) 
 
Fig. 4.6. Insertion loss and input return loss at a reference state of (a) 16-dB Pi-attenuator 
for RP1 from 30 to 0 Ω in 10-Ω steps, and (b) 4-dB T-attenuator for RT1 from 60 to 0 Ω 
in 20-Ω steps. 
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when CP1=0 and CT1=0, respectively. Under this ideal condition, perfect matching is also 
obtained for the attenuators as can be calculated from (4.1), (4.2), (4.6), (4.7) and (4.3), 
(4.4), (4.6), (4.9) for the Pi- and T-attenuator, respectively. This ideal condition, however, 
never occurs in practice since the capacitances CP1 and CT1 always exist in attenuators and 
hence need to be considered in the attenuator design. As examples to show the significance 
of CP1 and CT1 in the Pi- and T-attenuator, we consider a one-bit 16-dB Pi- and 4-dB T-
attenuator whose equivalent circuits are given in Fig. 4.3. For the 16-dB Pi-attenuator, 
RPS=153.78 Ω and RP2=68.83 Ω as calculated from (4.1) and (4.2). Fig. 4.4(a) shows the 
attenuation and input return loss of this 16-dB Pi-attenuator calculated from (4.5)–(4.7) as 
CP1 is changed from 5 to 50 fF in 15-fF steps. For the 4-dB T-attenuator, RTS=11.31 Ω and 
RT2= 104.83 Ω as calculated from (4.3) and (4.4). Fig. 4.4(b) shows the attenuation and 
input return loss of the 4-dB T-attenuator calculated from (4.6), (4.8), and (4.9) with CT1 
varied from 50 to 140 fF in 30-fF steps. We can see, as expected, that the flatness of the 
attenuation and the return loss are exacerbated by increasing CP1 and CT1. The reason is 
the off-capacitances CP1 and CT1 act as leakage paths and some input signals make a detour 
without passing through the attenuation cell. 
In contrast with the attenuators in attenuation states, the transistors MP1 and MT1 are on 
while MP2 and MT2 are off when the attenuators are in reference states. Fig. 4.5 shows the 
equivalent circuits of the Pi- and T-attenuator at a reference state, in which RP1, RT1 and 
CP2, CT2 represent the on-resistances of MP1, MT1 and off-capacitances of MP2, MT2, 
respectively. The insertion loss and the input impedance of the equivalent circuit in Fig. 
4.5(a) are derived as  
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 (4.13) 
where  1 1 1/S P PS P PSZ R R R R   and 
2 2 2
0 1 0 1 02 ( 2 2 ).PR S SS Z Z Z Z Z    For the equivalent 
circuit in Fig. 4.5(b), the insertion loss and input impedance are obtained as  
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 (4.15) 
where 0 1 1, 2 ,    TR TS T TR T TS TR TR TRS Y R R T R R U S T and 2 2S TSZ R 1/ ,T TRR T  making use 
of
2
2( ) 1T TSC R  due to very small CT2 typically used in the attenuator design. Equations 
(4.12)–(4.15) show that the transmission and reflection performance of the Pi- and T-
attenuator in Fig. 4.5 can be improved by reducing RP1 or CP2, and RT1 or CT2, respectively. 
However, CP2 and CT2 are not adjustable; these off-capacitances are predetermined by the 
size of MP2 and MT2, which are chosen for the desired on-resistances corresponding to the 
attenuation state as discussed earlier, and hence are fixed. Consequently, in order to 
improve the transmission and reflection performance at the reference state, small RP1 and 
RT1 are used, which can be realized by employing large width for MP1 and MT1, 
respectively. As examples illustrating the effect of RP1 and RT1, we consider the same one-
bit 16-dB Pi-attenuator with RPS= 153.78 Ω and one-bit 4-dB T-attenuator with RTS= 11.31 
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Ω used previously, and use 0.18-μm nMOS transistors of 12-μm and 6-μm gate-width for 
MP2 and MT2, respectively. The off-capacitances CP2 and CT2 of these transistors are 13 fF 
and 4.3 fF, respectively. These transistors have on-resistances of around 68.83 Ω (RP2) and 
104.83 Ω (RT2), respectively, which are the same as those used for calculations in Fig. 4.4.  
Fig. 4.6(a) shows the insertion loss and input return loss of the Pi-attenuator represented 
by the equivalent circuit in Fig. 4.5(a) calculated from (4.2), (4.6), (4.12), and (4.13) as 
RP1 is decreased from 30 to 0 Ω in 10-Ω steps. Fig. 4.6(b) shows the insertion loss and 
TL1 • • •TL2 TLn-2
RD1
IN OUT
RDn-1
Unit Cell 1
2
R
D
2
2
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2
2
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2
R
D
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2
R
D
n
-2
2
R
D
n
-2
Unit Cell 2 Unit Cell n-2
Z0     θ 
 
 
Fig.4.7. Equivalent circuit for the highest attenuation state of the n-state distributed 
attenuator. 
 
 
 
 
Fig. 4.8. Attenuation and input return loss at the highest attenuation state of a 4-bit 
distributed attenuator for transmission-line electrical length θ at 30 GHz of 90°, 45°, 
22.5°, and 11.25°. 
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input return loss of the T-attenuator represented by the equivalent circuit in Fig. 4.5(b) 
obtained from (4.3), (4.6), (4.14) and (4.15) for RT1 varied from 60 to 0 Ω in 20-Ω steps.  
Fig. 4.6 shows that small on-resistance RP1 and RT1 are necessary for low insertion loss 
and high return loss in the conventional Pi- or T-attenuator design. However, these small 
on-resistances correspond to large off-capacitances for transistors, which cause poor 
attenuation flatness for the attenuators.  Therefore, the performance of the conventional 
attenuators is always limited by a tradeoff between the insertion/return loss and attenuation 
flatness, which prevents their optimum design. Moreover, there is also a tradeoff between 
the attenuation level and flatness in the conventional attenuator design. For high 
attenuation, large RPS and RTS are needed as seen from (4.1)-(4.3). Large RPS and RTS, 
however, cause poor transmission and reflection performance in the reference state. This 
effect can be compensated for with small on-resistances RP1 and RT1; yet also leading to 
large off-capacitances which exacerbates the attenuation flatness. The equations derived 
in this section help facilitate the analysis of the Pi- and T-attenuator. 
 
4.1.2 Distributed Attenuator 
 Fig. 4.2(c) shows the conventional n-state distributed attenuator consisting of 
multiple shunt nMOS transistor switches spaced apart by λ/4 transmission lines.  The 
transmission lines help to maintain matched input and output conditions at all attenuation 
states. Various attenuation states can be obtained by turning on proper transistors. Fig. 4.7 
depicts the attenuator’s equivalent circuit for the highest attenuation state when all 
transistors are switched on, neglecting the parasitic elements indicated in Fig. 4.2(c). We 
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consider identical attenuation steps and correspondingly the values of all the transistors’ 
on-resistances are assumed to be equal (RDn-1=RD, n=2, 3, …).  
To examine the effect of the transmission-line length, we plot in Fig. 4.8 the 
attenuation and return loss of a (4-bit) 16-state distributed attenuator for the highest 16-
dB attenuation state, calculated using the ABCD matrix of the distributed attenuator shown 
in Fig. 4.7, as the electrical length θ of the transmission lines at 30 GHz is varied from 90° 
TL1 • • • TL14
RD1
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RD15
RPS
CP1
RP2 RP2
Pi-attenuator  Distributed attenuator
2
R
D
2
2
R
D
2
2
R
D
1
4
2
R
D
1
4
 
 
Fig. 4.9. Equivalent circuit of Pi-distributed attenuator consisting of 1-bit Pi- and 4-bit 
distributed attenuators at an attenuation state.  
 
 
 
 
Fig. 4.10. Attenuations and input return losses of the Pi-distributed attenuator, and Pi- 
and distributed attenuator constituents. 
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to 11.25° in four steps (90°, 45°, 22.5° and 11.25°). RD=217 Ω, and Z0=50 Ω are used for 
obtaining the 15-dB attenuation. As can be seen in Fig. 4.8, the attenuation flatness 
becomes worse with shorter transmission lines from 10–50 GHz because the 30-GHz 
center frequency is shifted to a higher frequency. We also see that the slopes of the 
attenuation curves corresponding to shorter transmission lines are opposite to those 
corresponding to larger capacitances for the Pi- and T-attenuator as seen in Fig. 4.4. 
 
4.2 Proposed Attenuator Architecture 
4.2.1 Attenuator Topology for Improved Attenuation Flatness and Range 
 The foregoing analysis reveals that, in general, the slopes of the attenuation 
responses of the Pi- and T-attenuator are opposite to that of the distributed resonator with 
reduced transmission-line length as the frequency is increased. A new attenuator with 
small attenuation fluctuation and large attenuation range is proposed exploiting these 
inherent characteristics.  Specifically, the new attenuator is realized by employing the Pi-
attenuator (or/and T-attenuator) and the distributed attenuator with short transmission lines 
in a cascade connection, which is hereafter referred to as “Pi/T-distributed attenuator.”  
Fig. 4.9 shows an equivalent circuit of the new Pi-distributed attenuator that 
consists of a 1-bit Pi-attenuator and a 4-bit distributed attenuator. Fig. 4.10 shows the 
attenuation and input return loss of the Pi-distributed attenuator calculated using the ABCD 
matrix. Those of the constituent Pi- and distributed attenuators of the Pi-distributed 
attenuator are also plotted in the same figure for comparison. For the plot in Fig. 4.10, the 
Pi- and distributed attenuators are respectively designed to have 16-dB and 15-dB 
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attenuation with RPS=153.8 Ω, RP2=68.8 Ω, CP1=23 fF, RD=217 Ω, and Z0= 50 Ω. A 6-
finger nMOS transistor of 4-μm width having off-capacitance (CP1) of 23 fF and on-
resistance of about 21 Ω is chosen to compromise between the insertion loss and the 
attenuation flatness of the 15-dB Pi-attenuator constituent. A short electrical length (θ) of 
18° (at 30 GHz) is chosen for the transmission lines in the distributed attenuator to obtain 
an opposite attenuation slope to that of the Pi-attenuator, hence compensating for the 
attenuation variation. Table 4.1 summarizes the attenuation and flatness performance in 
Fig. 4.10. The attenuation flatness and range are improved to 2.05 dB (over 10–67 GHz) 
and 29.2 dB (at 30 GHz), respectively, for the Pi-distributed attenuator. It is noted that the 
increased attenuation of the Pi-distributed attenuator is the sum of the attenuations of the 
Pi-attenuator (14.9 dB) and distributed attenuator (14.4 dB) at 30 GHz. 
 
Table 4.1 Summary of the calculations in Fig. 4.10 
 
         
 
 
Pi-Distributed  
Attenuator 
(θ=18° at 30 GHz, 
CP1=23 fF) 
Pi-Attenuator  
(CP1=23 fF) 
Distributed  
Attenuator  
(θ=18° at 30 GHz) 
S21 
at 10 GHz 
- 27.7 dB 
(Magnitude: 0.0412) 
- 15.8 dB 
(0.162) 
- 11.9 dB 
(0.254) 
S21 
at 30 GHz 
- 29.2 dB 
(0.0347) 
- 14.9 dB 
(0.18) 
- 14.4 dB 
(0.191) 
S21 
at 67 GHz  
- 27.16 dB 
(0.0439) 
- 12.2 dB 
(0.245) 
- 15 dB 
(0.178) 
Flatness 
(10-67 GHz) 
2.05 dB 
(0.00092) 
3.6 dB 
(0.083) 
3.1 dB 
(0.076) 
  
 
 64 
 
 
4.2.2 Body-Floating Technique for Improved Attenuation Flatness and 
Transmission Performance 
 Figs. 4.11 (a) and (b) show equivalent circuits of the conventional Pi-attenuator, 
including parasitic elements, at a reference state employing normal transistors and deep  
n-type well (DNW) transistors with body floated, respectively. DNW transistors and body-
floating technique have been used in the design of switches [4-12]-[4-15]. The use of body 
floating for transistors can also improve the power handling capability in attenuators [4-
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'
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Fig. 4.11. Equivalent circuits at a reference state of the Pi-attenuator consisting of (a) 
normal transistors and (b) transistors designed by body-floating technique. (c) An 
approximate equivalent circuit of (a) or (b). Req1,2 and Ceq1,2 are for normal transistors, 
while R'eq1,2 and C
'
eq1,2  are for body-floated transistors. 
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18].  DNW transistors and body-floating technique, however, have not been implemented 
for improving the flatness and transmission performance of attenuators. The isolated p-
well and DNW are biased with VSS and VDD through large resistors, Rp (15 kΩ) and Rn (15 
kΩ), respectively, as seen in Fig. 4.11(b). RS1 and RS2 in Fig. 4.11 denote the substrate 
resistances. Cpn1, 2 and Cnp1, 2 in Fig. 4.11(b) denote the p-n and n-p junction capacitances, 
respectively. On the assumption that the on-resistance RP1 is very small compared with 
the other parasitic impedances of the series transistor, we can approximately separate the 
parasitic elements into a series part (consisting of 1PR and 1/2gdC ) and a shunt part 
(consisting of 1eqR and 1eqC or ' 1eqR and ' 1eqC ) as seen in Fig. 4.11(c), as done in [4-16]. In Fig. 
4.11(c), 1,2eqC and 1,2eqR denote the sum of the shunt parasitic capacitances and resistances of 
the equivalent circuit in Fig. 4.11(a), respectively. Similarly, ' 1,2eqC  and ' 1,2eqR  denote 
corresponding elements of the equivalent circuit in Fig. 4.11(b).  
The equivalent shunt parasitic elements of the series transistor in on-state and the 
shunt transistor in off-state in Fig. 4.11(c), assuming Rp and Rn are infinite, can be 
expressed as 
   2 2 2 2 21 1 1 1 11 4 / 4eq S jd S jdR R C R C    (4.16) 
 2 2 21 1 1 12 / 1 4eq jd S jdC C R C   (4.17) 
   2 2 2 2 22 22 2 21 4 /  eq SS jd jdR R C R C  (4.18) 
      2 2 3 2 2 22 2 22 22 22 / 1 4 /2    eq jd gdS Sjd jdC R C C R C C   (4.19) 
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where Cjd1=Cjs1, Cjd2=Cjs2, Cpn1=Cnp1, Cpn2=Cnp2 and Cgd2=Cgs2. In typical transistors used 
for attenuators, (2ωRS1Cjd1)2<1 and (2ωRS2Cjd2)2<1 which, upon using, leads to 
'
1 1 ,eq eqR R
' '
2 2 1 1, eq eq eq eqR R C C  and 
'
2 2eq eqC C . It is then straightforward to see that the 
attenuator containing the body-floated transistors has both lower insertion loss (from 
 
 
Fig. 4.12. Simulated insertion loss and return loss at a reference state of the Pi-attenuator 
with normal and body-floated transistors. 
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'
1 1eq eqR R  and
'
2 2eq eqR R ) and better flatness (from 
'
1 1eq eqC C  and 
'
2 2eq eqC C ) than that 
containing the normal transistors. To verify this, two 16-dB Pi-attenuators at a reference 
state, one with normal and another with body-floated transistors, are simulated and shown 
in Fig. 4.12. As can be seen, the attenuator designed with the body-floating technique has 
the flatness of 0.6 dB over 10–67 GHz and insertion loss of 2 dB at 30 GHz, while that 
using normal transistors has 2.5-dB flatness and 3.6-dB insertion loss at 30 GHz. This is 
a significant improvement in attenuator design. Similar improvement in other attenuator 
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Fig. 4.13. (a) A switching 1-bit T-attenuator and its equivalent circuit at (a) a 
reference/switching-on, (b) attenuation, and (c) isolation/switching-off state. 
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designs such as T-, distributed, and Pi/T-distributed attenuators can also be achieved by 
implementing the body-floating technique.  
 
4.2.3 Dual-Function of Attenuating and Switching 
Fig. 4.13(a) shows a schematic of a switching T-attenuator that can perform both 
attenuation and switching. Fig. 4.13(b)-(d) shows its equivalent circuit at a reference 
(switching-on), attenuation, and isolation (switching-off) state. The switching function is 
achieved by simply replacing the series resistor (RTS) of the conventional T-attenuator with 
 
 
Fig. 4.14. Diagram of the 4-bit switching Pi/T-distributed attenuator. 
 
 
 
 
Fig. 4.15. Micrograph of the 4-bit switching Pi/T-distributed attenuator.  
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a transistor (MTS) and biasing VISO through a large resistor (RG). The size of MTS is 
determined by the on-resistance chosen for the desired attenuation performance. A similar 
approach can be used to achieve the dual function of switching and attenuating for other 
attenuator types. It is noted that the use of a switching function superimposed on an 
attenuation function enables the reflective switching required in our design, as opposed to 
the absorptive switching using the maximum attenuation. 
 
4.3 Pi/T-Distributed Attenuator Design 
Fig. 4.14 shows the diagram of the new 4-bit switching Pi/T-distributed attenuator 
designed based on the discussion in Section III. It consists of two 1-bit T-attenuators (2- 
and 4-dB), two 1-bit Pi-attenuators (8- and 16-dB), and a 4-bit 15-dB distributed attenuator 
having short transmission lines of 15° (at 30 GHz) in cascade. The constituent distributed 
attenuator and the Pi-attenuator (or/and T-attenuator) can be actuated simultaneously at 
each attenuation state to achieve improved flatness and attenuation range across a wide 
frequency range as mentioned in Section III-A. It is recalled that the attenuation-flatness 
compensation is achieved through opposite slopes of the attenuation curves for the Pi-/T-
attenuator and distributed attenuator. These slopes are mainly controlled by the sizes of 
the series transistors in the Pi-/T-attenuator and the lengths of the transmission lines in the 
distributed attenuator. As the compensation ultimately depends on the slope cancellation 
between these attenuators, it is very difficult to derive an analytical solution enabling both 
the transistor sizes and transmission-line lengths to be determined. The most effective 
way, as far as design is concerned, is to conduct a numerical analysis/simulation on the 
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Pi/T-distributed attenuator to select proper transistor sizes and transmission-line lengths 
that lead to optimum attenuation flatness over frequency. This can be done relatively easy 
during the design process. Particularly, the 2- and 4-dB T-attenuators are used at the first 
and last stage of the switching Pi/T-distributed attenuator to attain the switching function 
mentioned in Section III-C. The control voltages of the attenuator constituents are linked 
in particular ways for VC1, VC2, VC3, and VC4 corresponding to 3, 6, 12, and 24-dB 
attenuation, respectively, as shown in Fig. 4.14. Specifically, the control voltages of the 
distributed attenuator constituent are combined and selected to make the electrical length 
gradually shorter as the attenuation state is increased. This leads to not only opposite 
attenuation slopes to those of the Pi-/T-attenuator as seen in Figs. 4.16(a) and (b), but also 
gradual flatness degradation as the attenuation state is increased as shown in Fig. 4.16(b), 
ultimately leading to improved flatness and attenuation range for the Pi/T-distributed 
attenuator. The series/shunt inductors (L1–L6) are used for matching purpose, and their 
approximate values are listed in Fig. 4.14. The series inductors (L1–L4 and L6) cause more 
resistance and hence more loss, especially at high frequencies. These inductors degrade 
the flatness at low attenuation states while, at high attenuation states, they help improve 
the flatness due to the increasing loss with frequency. The shunt inductor (L5) causes more 
rejection of the low-frequency signals while not affecting much the high-frequency 
signals, thereby resulting in better flatness, especially in the low-frequency region. DC 
inverters are also employed to digitally control the voltages of the Pi- and T-attenuator. 
Table 4.2 shows the targeted attenuations and corresponding control voltages of the 
attenuator for all attenuation states. In the table, the 4-bit Pi/T-attenuator signifies the two 
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Pi-attenuators and the two switching T-attenuators in cascade as indicated in Figs. 4.14  
and 4.16(a).   
Fig. 4.15 shows the photomicrograph of the CMOS 4-bit switching Pi/T-distributed 
attenuator fabricated with TowerJazz 0.18-μm BiCMOS technology [4-19]. The attenuator 
occupies 1450 µm×530 µm excluding on-wafer pads. All transistors in the attenuator are 
designed with DNW and body floating. The area of the DNW in the layout is drawn as 
small as possible within the design rule/restriction. This is necessary because the p-n and 
n-p junction capacitances are proportional to the area, and large junction capacitances lead 
to more RF leakages through the substrate which cause large attenuation fluctuation and 
Table 4.2 Control voltages and target attenuations at all states. 
 
States V
C
1
 
V
C
2
 
V
C
3
 
V
C
4
 
V
IS
O
 
Attenuation [dB] 
Combined 
Pi- and T- 
attenuator 
(4-bit) 
Distributed 
attenuator 
(4-bit) 
Switching Pi/T-
distributed 
attenuator 
(4-bit) 
1 X X X X O 0 0 0 
2 O X X X O 2 1 3 
3 X O X X O 4 2 6 
4 O O X X O 6 3 9 
5 X X O X O 8 4 12 
6 O X O X O 10 5 15 
7 X O O X O 12 6 18 
8 O O O X O 14 7 21 
9 X X X O O 16 8 24 
10 O X X O O 18 9 27 
11 X O X O O 20 10 30 
12 O O X O O 22 11 33 
13 X X O O O 24 12 36 
14 O X O O O 26 13 39 
15 X O O O O 28 14 42 
16 O O O O O 30 15 45 
Isolation O O O O X N/A N/A N/A 
[O: ON (= 1.8 V) and X: OFF (= 0 V)] 
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 (a) 
 
 (b) 
 
 (c) 
 
Fig. 4.16. Simulated attenuation and attenuation range of the combined 4-bit 30-dB Pi- 
and T-attenuator (a), 4-bit 15-dB distributed attenuator (b), and 4-bit 45-dB switching 
Pi/T-distributed attenuator (c). 
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high insertion loss. Furthermore, the attenuator is laid out using coplanar waveguide 
(CPW) structure to confine the fields within the Oxide layers, hence reducing the 
penetration of the electric fields into the substrate which effectively reduces the substrate 
loss, and hence improved quality factor (Q), and mutual coupling between adjacent 
components. Well-defined ground planes are also implemented in the layout to minimize 
the interference among adjacent elements. All matching inductors, except L5, are designed 
with CPW transmission lines considering size and Q factor. 
All inductors and interconnections in the 4-bit switching Pi/T-distributed attenuator were 
simulated with the EM simulator IE3D [4-20].  
 
4.4 Simulated and Measured Results 
Fig. 4.16 shows the simulated attenuations and attenuation ranges of the combined 
Pi- and T-attenuators, distributed attenuator, and switching Pi/T-distributed attenuator. 
 
Fig. 4.17. Measured attenuation and attenuation range of the 4-bit switching Pi/T-
distributed attenuator. 
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The attenuation range of the combined Pi- and T-attenuator decreases at higher 
frequencies, as seen in Fig. 4.16(a), due to the fact that the impedances of its series off- 
capacitances and shunt off-capacitances become smaller at higher frequencies, forcing 
some signals to go through these instead of the attenuation cell (at high attenuation states) 
and the resistors in the Pi- and T-attenuator shown in Fig. 4.5 (at low attenuation states).  
On the other hand, the attenuation range of the distributed attenuator as shown in Fig.  
4.16(b) increases as frequency is increased since the electrical distance between the shunt 
transistors become closer to 90º at higher frequencies in the frequency band from 0 to 67 
GHz. The increased attenuation range of the distributed attenuator also results from the 
fact that, as the attenuation state is increased, the electrical distance reduces, causing 
increasing slope for the attenuation curve.  It is also observed that the attenuation curves 
at lower attenuation states are flatter than those at higher attenuation states as seen in Figs. 
4.16(a) and (b). For the combined Pi- and T-attenuator, there is less number of series off-
capacitances at lower attenuation states, which leads to less leakage through these 
capacitances and more signals going through the attenuation cells.  The series off-
capacitance (CT1) in the T-attenuator is typically larger than that (CP1) in the Pi-attenuator 
for the same attenuation. In our attenuator design, however, we use the T-attenuator for 
lower attenuations (2 and 4 dB) and Pi-attenuator for larger attenuations (8 and 16 dB). 
Lower attenuation requires smaller series resistance and hence smaller-size transistor, 
which also has smaller off-capacitance. On the other hand, larger attenuation requires large 
series resistance and hence larger transistor which has larger off-capacitance. As a result, 
 75 
 
 
the difference between CT1 (for small attenuation) and CP1 (for large attenuation) becomes 
small. The less number of series capacitances coupled with a small difference between CT1 
and CP1 hence lead to slightly increased or flat attenuation as can be seen in Fig. 4.16(a) 
for the first three attenuation states of the combined Pi- and T-attenuator. For the 
distributed attenuator, it is noted that the use of small-size shunt transistors (3.5 µm) in the 
design allows the influence of the shunt off-capacitances to be ignored, and hence for the 
lower attenuation states of the distributed attenuator with proper locations for on-
transistors, the transmission lines between the shunt on-resistances can be combined as 
 
(a) 
 
 
(b) 
 
Fig. 4.18. Measured (a) flatness and (b) attenuation step of the 4-bit switching Pi/T-
distributed attenuator. 
 
 
 
 76 
 
 
one long transmission line approaching 90 degrees, thereby resulting in better attenuation 
flatness, as seen in Fig. 4.16(b), and matching. As the opposite attenuation-range slopes, 
as displayed in Figs. 4.16(a) and (b), are combined in the switching Pi/T-distributed 
attenuator, flatter attenuation and larger attenuation range are expectedly achieved as seen 
in Fig. 4.16(c). It is noted that the combined Pi- and T-attenuators are designed to have 
larger attenuation range than the distributed attenuator as seen in Fig. 4.16(a), (b) and 
Table 4.2. Such design is preferred because, for high attenuation range, the size of the 
Pi/T-attenuator remains essentially the same, whereas that of the distributed attenuator 
increases substantially due to the need of more transmission lines. Fig. 4.16(b) also shows 
that the insertion loss of the distributed attenuator is 1.8 dB at 30 GHz, which is much 
smaller than that of the Pi/T-attenuator.  This low insertion loss is due to the absence of 
series transistors or resistors. The shorter transmission lines also contribute to the lower 
loss.  
 The 4-bit switching Pi/T-distributed attenuator was measured on-wafer. Fig. 4.17 
shows the measured attenuation and attenuation range of the switching Pi/T-distributed 
attenuator. The insertion loss is 9.3 dB at 30 GHz, and the maximum and minimum 
attenuation ranges over 10–67 GHz are 42 dB and 32 dB, respectively. The measured 
attenuation and attenuation range agree reasonably well with the simulation results in Fig. 
4.16(c). Smaller measured attenuation range above 50 GHz is due to unexpected parasitics 
at high frequencies. The measured flatness and attenuation step as a function of the 
attenuation state and between states are plotted in Fig. 4.18, respectively. As can be seen 
in Fig. 4.18(a), the flatness over 10–67 GHz is 2.4–6.8 dB, while over 12.5–37 GHz and 
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10–43 GHz, only 2- and 3-dB flatness are achieved, respectively. The design attenuation 
step is 3 dB as indicated in Table 4.2. The measured results in Fig. 4.18(b) show that the 
attenuation steps at 50 and 67 GHz are smaller than 3 dB on average, and those at 10 and 
30 GHz are 2.95±0.35 dB and 2.65±0.55 dB, respectively. It is noted that, although 1-dB 
attenuation step could be made possible with proper control voltages, it was not done in 
the designed attenuator to enable us to utilize both the Pi/T and distributed constituents 
        
   (a)                    (b) 
 
        
     (c)         (d) 
 
Fig. 4.19. Input (S11) and output (S22) return losses of the 4-bit switching Pi/T-distributed 
attenuator: (a) Simulated S11, (b) measured S11, (c) simulated S22, and (d) measured S22. 
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together to compensate for the attenuation variations over frequency.  Fig. 4.19 shows the 
simulated and the measured input and output return losses for the 16 attenuation states. 
The worst measured input and output return losses over 10–67 GHz are 8.7 and 8.5 dB, 
respectively. The isolation in the isolation (switching-off) state of the switching Pi/T-
distributed attenuator is shown in Fig. 4.20, indicating reasonably good agreement 
between the measured and simulated results over 10–67 GHz with measured isolation 
from 43 to 67 dB. It is observed in Figs. 4.17 and 4.20 that, while the isolation from DC 
to 15 GHz is higher than the maximum attenuation, they are almost the same after 15 GHz. 
This is due to the fact that the impedances of the off-capacitance CTS and the on-resistance 
RTS of the series transistors MTS as shown in Fig. 4.13(b) are almost the same after 15 GHz. 
It is, however, not desired to use the maximum attenuation state as the isolation state since 
the switch is designed to function as a reflective instead of an absorptive switch as 
mentioned in Section IIIC.  Fig. 4.21 shows the measured and simulated attenuation for 
the 1st, 2nd, 4th, 8th, 10th, 12th, 14th, and 16th attenuation states versus input power at 
40 GHz which match reasonably well to each other. The worst measured 1-dB power 
compression point (P1dB) is 14 dBm at the 1st attenuation state. It is particularly noted 
that, as compared to [4-9], the designed attenuator provides very constant attenuations and 
hence constant maximum attenuation range over a large input power range for all 
attenuation states. This phenomenon is due to two reasons. The first reason is the use of 
the DNW transistors and body-floating technique which enhance the power handling 
capability. The second reason, which is the primary reason, is the use of the 2-dB T- and 
8-dB Pi-attenuators in front of the distributed attenuator, which attenuate the input power, 
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hence resulting in a small input power to the subsequent distributed attenuator. 
Consequently, the linearity of the Pi/T-distributed attenuator depends mostly on the 2-dB 
T-and 8-dB Pi-attenuator which have much higher power handling capability than the 
distributed attenuator as confirmed by our simulations. Ultimately, the power handling of 
the Pi/T-distributed attenuator is higher than that of the distributed attenuator, which leads 
to constant attenuation and hence constant maximum attenuation range across a wide input 
power range as seen in Fig. 4.21. We have also measured the power handling at different 
frequencies. At 20, 25, 35, and 60 GHz, the worst measured P1dB are 13, 14, 15, and 10 
dBm, respectively.  
It is noted that, while the phase deviation of attenuators and, in general, of any 
other components is important in phase-sensitive systems such as phased arrays. The 
designed attenuator, however, is not intended for these applications; it is designed for 
 
 
Fig. 4.20. Simulated and measured isolations of the 4-bit switching Pi/T-distributed 
attenuator in isolation state. 
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amplitude control of signals across an ultra-wide bandwidth without considering the phase 
performance.  
Table 4.3 compares the performance of the designed attenuator to those of reported 
 
(a) 
 
 
(b) 
 
Fig. 4.21. Simulated and measured power handling for different attenuation states at 40 
GHz. (a) and expansion of the measured results for the 12th and 16th attenuation state (b). 
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CMOS/BiCMOS attenuators. The designed attenuator demonstrates the best performance 
in terms of attenuation flatness, bandwidth, attenuation range, and power handling across 
10-67 GHz.  It is also the only attenuator that is capable of reflective switching across 10-
67 GHz. 
 
4.5 Conclusion 
A new design is proposed for attenuators to achieve improved attenuation flatness 
and range as well as switching functionality. The new design exploits the inherently 
opposite frequency-response slopes of the attenuation of the conventional Pi-, T- and 
distributed attenuators. Additionally, the body-floating technique for transistors is also 
studied and implemented to further improve the attenuation flatness and transmission 
performance through reduction of the substrate influence. The CMOS dual-function 
switching 4-bit attenuator consisting of cascaded Pi-, T- and distributed attenuators with 
DNW transistors having body floated is realized using a 0.18-μm BiCMOS technology 
and works well across 10-67 GHz in both attenuation and switching functions as designed.  
The developed attenuator is attractive for signal amplitude control in wideband microwave 
and millimeter-wave communication and radar systems, especially those requiring 
switching together with attenuation.  
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Table 4.3 Comparison of CMOS/BiCMOS attenuators 
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CHAPTER V 
CMOS HIGH-ISOLATION SPDT SWITCH WITH BAND-PASS-FILTER 
RESPONSE 
 
A CMOS high-isolation single-pole-double-throw (SPDT) switch with a band-
pass filtering response is designed for the phased-array transmitter in Fig. 5.1. By 
shortening the channel length of the CMOS transistor, we can improve the overall RF 
switch performances. However, the inherent low electron mobility of the silicon-based 
transistors still leads to poorer switch performances in comparison with the III-V 
semiconductor-based transistors, especially at high frequencies. High isolation and low 
insertion loss are primary performances for the RF switch design. However, there is an 
inherent trade-off between them in general switch design. Fig. 5.2 shows the trade-off of 
a shunt RF switch (a series switch also has the similar trade-off.) For example, to improve 
the isolation, we can increase the size of the transistor but it leads to large off-capacitance 
(Coff), which causes more insertion loss especially at higher frequencies. So, intuitively we 
know that the trade-off can be eliminated by removing the effect of Coff at the switching-
on state, which is realized by employing a band-pass filter (BPF) topology. Various 
techniques for designing CMOS switches have been investigated [5-1]–[5-4]. In [5-1] and 
[5-2], the leakage cancellation techniques are employed for the high isolation without 
significant insertion loss increase, but it demands additional phase shift circuits. In [5-3], 
the insertion loss and isolation are both improved by increasing the substrate impedance, 
but the effect is insignificant. In [5-4], a low insertion loss is achieved by using minimum 
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shunt transistors without a series transistor, but the topology used is not suitable for the 
high-isolation switch design.   
This chapter presents a new high-isolation single-pole-single-throw/single-pole-
double-throw (SPST/SPDT) switch, which is designed based on a BPF topology. The 
proposed design significantly mitigates the trade-off between the isolation and insertion 
loss because a large shunt off-capacitance, which is occurred from the large size of 
transistor used for a high-isolation performance, is absorbed into the constituent BPF 
without increasing the insertion loss especially at high frequencies. Also, the proposed 
T/R SW
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Power 
Divider
 
Fig. 5.1. Switches in the phased-array transmitter (in the dotted boxes). 
 
 
 
Fig. 5.2. Shunt RF switch and its switching-off and switching-on states. 
 
 
 
(a)       (b) 
 
Fig. 5.3. Band-pass filtering and switching functions realized with (a) cascaded switch 
and BPF and (b) switch having dual-function of switching and band-pass filtering. 
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switch contains band-pass filtering response as a dual-function circuit, which is named 
BPF switch. Fig. 5.3(a) and (b) show a conventional BPF and switch connected in cascade 
and the proposed BPF switch, respectively. The proposed BPF switch has a smaller size, 
lower insertion loss, and higher isolation than the conventional counterpart. The filtering 
function added will suppress the undesired harmonics and intermodulation products in the 
phased-array transmitter. 
 
5.1 Design 
5.1.1 Band-pass filter topology for high-isolation SPST switch design 
Fig. 5.4 shows an n-order J-inverter BPFs consisting of J-inverters and shunt 
susceptances (β). Inductive J-inverter is used in Fig. 5.4(a), and the elements are derived 
as 
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

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where j=1, 2, 3, … n-1, n and k= 2, 3, … n-2, n-1. g0–gn+1 are the parameters of the low-
pass prototype filter. n, Z0, ω0 and ω2 denote the number of order, terminating impedance, 
center frequency, and upper-pass-band cut-off frequency of the BPF, respectively. W 
represents the bandwidth of the BPF. ω'1 is the upper-pass-band cut-off frequency of the 
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low-pass prototype filter and ω'1=1 is assumed. The adjacent shunt inductors (LR1 and L12) 
are merged. Similarly, the BPF with capacitive J-inverters in Fig. 5.4(b) can be calculated 
with 
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Fig. 5.4. n-order BPF with (a) inductive and (b) capacitive J-inverter Pi-networks. 
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The adjacent shunt capacitors in the BPF in Fig. 5.4(b) are merged and can be expressed 
as 
0 1
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From (5.1) and (5.5)–(5.7), it is noted that the shunt capacitances in the BPFs are increased 
when the bandwidth of the BPF (W) is reduced. By replacing the shunt capacitors with 
nMOS transistors (MP1, MP2, … MPn) as shown in Fig. 5.5(a) and (b), the proposed SPST 
switches with a band-pass filtering response are designed. The transistors are turned off 
and on with the control voltage, VC, at the on and off states of the SPST switches, 
respectively. The off-capacitances of the transistors substitute for the shunt capacitors at 
the on-state of the switch, while the on-resistances act as the drain paths at the off state for 
the isolation increase. The gate-widths of the transistors are determined by the calculated 
capacitances with (5.1) and (5.5)–(5.7). So, it is intuitively expected that by reducing the 
bandwidth, we can have a wide gate-width, which leads to a small on-resistance in the 
switch design, and hence increasing the isolation of the switches in Fig. 5.5. In typical 
switch topologies [5-1], [5-3], [5-4], the shunt off-capacitances are considered as 
undesired parasitics and compensated for by adding shunt/series inductors, which lead to 
increased insertion loss. However, in our design, the off-capacitances act as parts of the 
switches providing the band-pass filtering response without any insertion-loss increase.   
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5.1.2 High-isolation SPDT switch with band-pass filtering response 
With the proposed SPST switch in the previous chapter, the high-isolation SPDT 
switch with the band-pass filtering response shown in Fig. 5.6(a) is designed using 
TowerJazz 0.18-μm BiCMOS technology [5-6]. The BPF-switch is designed with the 
inductive J-inverter as shown in Fig. 5.5(a). The switch consists of a network equivalent 
to the λ/4 transmission line at the common input and the high-isolation band-pass SPST 
switches at the outputs. The equivalent network transforms the input impedance ( 2PinZ or
3P
inZ
) at the common node into almost 50 Ω or very high (approximately 700 Ω) at the on or 
off state  of the SPDT switch, respectively. For the constituent SPST switches, a 2nd-order 
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Fig. 5.5. SPST switch with band-pass filtering response whose isolation is increased by 
reducing the bandwidth. 
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BPF topology is employed considering the overall isolation, insertion loss, and size. For 
the control voltage, VC, 0 and 1.8 V is used to turn the transistors off and on, respectively. 
The    layout of the SPDT switch is shown in Fig. 5.6(b). A 2nd-order 0.01-dB ripple band-
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Fig. 5.6. High-isolation band-pass SPDT switch consisting of equivalents of λ/4 
transmission line and high-isolation band-pass SPST switches: (a) schematic and (b) 
layout. Chip size (core part): 520×600 μm2. 
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pass SPST switch covering 23–28 GHz is employed. Fig. 5.7 shows the post-layout 
simulations in which the inductors and interconnects are simulated with the EM-simulator 
IE3D [5-7], and the measured results. Over 23–28 GHz, the measured   isolations from 
 
(a) 
 
 
(b) 
 
Fig. 5.7. Simulations and measurements: (a) insertion loss, return loss and isolations, and 
(b) power handling at 23, 25.5 and 28 GHz. 
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input-to-output and output-to-output, as seen in Fig. 5.7(a), are more than 48 dB and 52 
dB, respectively. The measured insertion and return losses are less than 4.7 dB and higher 
than18 dB over the same band-width, respectively. At 15 and 45 GHz in the stop-band, 
the measured rejections relative to the insertion loss at the band-edge frequencies (23 and 
28 GHz) are 17 and 12 dB, respectively. The measured insertion losses versus input power 
at 23, 25.5, and 28 GHz seen in Fig. 5.7(b) show that the P1dBs are higher than 15 dBm. 
Fig. 5.8 shows a rising switching time of the SPDT switch in the simulation. The rising 
and falling time is faster than 1.5 ns. 
 
5.2 Conclusion 
  A new high-isolation SPDT switch having band-pass filtering response is 
proposed. The switch is designed from 23-28 GHz using CMOS devices. The idea for 
high-isolation and multi-functional filtering response in the switch is validated with the 
 
 
Fig. 5.8. Simulation of switch rising time (turn-on time). 
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derived design formulas of the constituent BPF, and simulation and measurement results. 
The proposed band-pass SPDT switch is attractive for RF/microwave and millimeter-wave 
communication and radar systems, especially for those demanding both signal switching 
control and band-pass filtering in a simple single component providing very high isolation 
performance.  
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CHAPTER VI 
DESIGN OF CMOS PHASE SHIFTERS WITH SMALL INSERTION-LOSS 
VARIATION FOR PHASED ARRAYS AND ITS VALIDATION AT 24 GHZ* 
 
Phase shifters are generally employed as a transmission phase control circuit in 
various communication and radar systems. Phased arrays especially have become an 
important application of phase shifters in the last few decades. Fig. 6.1 shows the phase 
shifters in the phased-array transmitter we are designing. The phase shifters in phased 
array systems play a key role in steering an electronic beam. Low insertion-loss variation 
of phase shifters across different states is an important requirement in the phased array 
system design. The low insertion-loss variation helps reduce the variation of a signal 
controlled by the attenuator used in shaping the amplitude distribution in phased arrays. 
Phase shifters having low insertion losses also make it possible to design phased arrays 
without additional attenuators/variable gain amplifiers, which have fine attenuation/gain 
steps to compensate for the fluctuating insertion loss caused by the phase shifters. Some 
techniques have been proposed to reduce the insertion-loss variation of phase shifters [6-
1]–[6-2]. These designs, however, have relatively large size due to the use of hybrid 
couplers and hence are not attractive for radio frequency integrated circuits (RFICs) due 
to expensive silicon real estate. 
 
*Copyright 2017 Wiley. Reprinted, with permission, from Juseok Bae and Cam Nguyen, 
“On the design of CMOS phase shifters with small insertion-loss variation for phased 
arrays and its validation at 24 GHz”, Microwave and Optical Technology Letters, vol. 58, 
issue 9, pp. 2203–2210, Sept. 2016. 
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A body-floating technique with a deep-nwell layer in CMOS/BiCMOS technology 
has been used for purposes such as improved insertion loss and its flatness in attenuators 
[6-3] and enhanced power capability in switches [6-4]–[6-5], etc. The technique is 
basically used to reduce the undesired influence of the substrate in n-type metal-oxide-
semiconductor (nMOS) transistors. It is useful and effective especially in silicon-based 
T/R SW
PA
SPDT 1
RX(IN)
60GHz
24GHz
60GHz
24GHz
SPDT2
IN
RX (OUT)
GA2
GA1
Power 
Divider
 
Fig. 6.1. A 24-GHz phase shifter in the phased-array transmitter (in the dotted box) 
 
 
           
 (a)                                       (b) 
    
            
  (c)                                       (d) 
 
Fig. 6.2. 1-bit phase shifter topologies based on conventional (a) low-pass Pi-, (b) high-
pass Pi-, (c) low-pass T-, and (d) high-pass T-type phase delay networks. 
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CMOS/BiCMOS transistors, which accompany a lossy substrate.  A study of the body-
floating technique shows that it could be used to reduce the insertion-loss variation in 
circuits including phase shifters. Moreover, small insertion-loss variation for phase 
shifters can also be achieved by optimizing the size of nMOS transistors.  
In this chapter, we present an expanded investigation of the body-floating technique and 
optimum nMOS transistor size for minimizing the insertion-loss variation of phase shifters 
 
                            (a)                  
          
  (b)                                              (c) 
 
Fig. 6.3. (a) A 1-bit low-pass Pi-type phase shifter with parasitic elements in nMOS 
transistors, and its equivalent circuits (b) at bypass and (c) phase delay states. 
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[6-6]. The validity of the investigation is confirmed through the performance of a CMOS 
4-bit digital phase shifter designed and fabricated using a 0.18-μm BiCMOS technology 
at 24 GHz. The measurements show an insertion-loss variation of only 13±2.5 dB, root 
mean square (RMS) amplitude error of 1.7 dB, and input 1-dB power compression (P1dB) 
greater than 12.5 dBm across different phase states at 24 GHz.  The measured input/output 
return loss greater than 10 dB and RMS phase error lower than 26° over 21 to 27 GHz are 
also obtained. 
 
6.1 Phase Shifter Design 
Fig. 6.2 shows the models of 1-bit phase shifters using switchable nMOS 
transistors (MS and MR) and shunt inductors (LR). The topologies are based on conventional 
phase delay networks consisting of low-pass Pi, high-pass Pi, low-pass T and high-pass 
T. The inductances (LS and LP), capacitances (CP) and off-capacitances of MS in the phase 
delay cells in the dotted red boxes in Fig. 6.2 can be calculated with the desired phase 
delay (θ), operation frequency (f0), and input/output terminating impedance (Z0) or 
admittance (Y0) for different filter types as 
Low-pass Pi-type: 0
0
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The inductances (LR) and the size of the transistors outside the phase delay cells can be 
determined based on a trade-off among insertion/return loss, bandwidth, etc. The low-pass 
Pi-type topology in Fig. 6.2(a) has a virtue of compact size with less number of inductors 
(than those of high-pass Pi- and low-pass T-type) and low insertion loss with fewer series 
inductors and the added transistor in parallel with LS, MS, (than those of high-pass Pi-, 
low-pass T- and high-pass T-type). These are particularly desirable for SiGe 
CMOS/BiCMOS RFICs whose real estate is expensive and insertion loss is relatively high 
           
            (a)                                          (b) 
 
 
 
(c) 
 
Fig. 6.4. Parasitic elements in an nMOS transistor (a) without floating body and (b) with 
floating body, and (c) a top view of the nMOS transistor with floating body. ZS1 and ZS2 
are shown in Fig. 6.3. 
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resulting from the low electron mobility transistors and the lossy silicon substrates. 
Fig. 6.3 shows the low-pass Pi-type phase shifter and its equivalent models at bypass and 
phase delay states, where  VC is digitally controlled, that contain transistors’ (MS’s and 
MR’s) significant parasitic elements affecting the performance of phase shifter, including 
junction capacitances at the drain (Cjd1 and Cjd2) and the source (Cjs1 and Cjs2), gate-drain 
capacitances (Cgd1 and Cgd2), gate-source capacitances (Cgs1 and Cgs2), and substrate 
impedances from source/drain junctions to a RF ground (ZS1 and ZS2). A large resistance, 
RG (=15 kΩ), is used at the gate of each transistor to prevent RF signal from leaking 
through the DC bias line and to decrease the fluctuations of the gate-drain and gate-source 
voltages in the phase shifters, which may cause breakdown [6-7]. In the bypass state 
shown in Fig. 6.3(b), MS and MR are turned on and off and the on- and off-state are 
represented by the on-resistance (RS) and off-capacitance (Cgd2/2), respectively, assuming 
Cgd2=Cgs2.  RS forms a through-path along with the LS and CP, while the parallel resonator 
consisting of Cgd2/2 and LR resonates at the operation frequency of the phase shifter. In the 
phase delay state shown in Fig. 6.3(c), Ms is turned off to create an approximate open, 
while MR is turned on to make a connection to the ground through the on-resistance (RR) 
and inductance (LR). 
 
6.1.1 Body-Floating Technique on Phase Shifter Design 
A nMOS transistor and their parasitic elements without and with the body-floating 
technique are shown in Figs. 6.4(a) and (b), respectively. The body-floating technique 
changes the condition of the substrate impedance (ZS1 or ZS2) in Fig. 6.3 from Rsub in Fig. 
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3(a) to {1/(jωCpn// jωCnp)}+Rsub in Fig. 5.4(b), where Rp (=15 kΩ) and Rn (=15 kΩ) are 
assumed to be  infinite. A deep-nwell layer can be employed to implement the body-
floating technique in a CMOS/BiCMOS process, whose simplified top view is shown in 
Fig. 5.4(c). In the deep-nwell body-floating transistor in Fig. 5.4(c), the connections for 
Rp and Rn, from the isolated-pwell tie and deep-nwell tie, respectively, should be short, 
and the ground plane connected to the p-substrate tie should be firm and well-defined in 
     
 
                (a)                           (b)                                (c)                             (d) 
 
    
 
               (e)                           (f)                                (q)                             (h) 
 
Fig. 6.5. Simplified equivalent circuits at bypass and phase delay states of the 1-bit low-
pass Pi-type phase shifter in Fig. 2 consisting of: series and shunt transistors with floating 
body (a, b), series and shunt transistors without floating body (c, d), series transistor with 
floating body and shunt transistor without floating body (e, f), series transistor without 
floating body and shunt transistor with floating body (g, h). 
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order to minimize any other parasitics, which are not depicted in Fig. 5.4(b).  The junction 
capacitances (Cpn and Cnp) can also be reduced, hence approaching closer to the ideal 
body-floating condition, by minimizing the size of isolated-pwell and deep-nwell within 
the limits of the required design rules/restrictions in a process. The deep-trench 
surrounding the transistor decreases the interference from other elements. 
Fig. 6.5 shows the simplified equivalent circuits of the 1-bit phase shifter with or 
without the body-floating technique for bypass and phase delay states, where the body 
condition of the transistor without floating body is assumed to be short (with the small 
substrate impedance of Rsub) and the transistor with floating body is open (with the large 
substrate impedance of {1/(jωCpn//jωCnp)}+Rsub), and Cjd1=Cjs1 and Cjd2=Cjs2. The junction 
capacitances of the series transistor without floating body (Cjd1 and Cjs1) shown in Figs. 
 
 
Fig. 6.6. Simulated insertion losses and insertion-loss variations of a 1-bit phase shifter 
based on the equivalent circuits in Fig. 4. 
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6.5(c) and (g) act as leakage paths causing more insertion loss in a bypass state, which 
does not happen with the body-floating series transistors in Figs. 6.5(a) and (e). On the 
other hand, in a phase delay state, the junction capacitance of the shunt transistor without 
floating body (Cjd2) shown in Figs. 6.5(d) and (f) is larger than the capacitance of the body-
floating transistor (Cjd2/2) in Figs. 6.5(b) and (h), leading to better input/output matching 
condition. This is due to the fact that the on-state impedance of the transistor (MR) without 
floating body, 2RR/(2+jωCgd2RR +2jωCjd2RR), is lower than that with floating body, 
2RR/(2+jωCgd2RR+jωCjd2RR). So, it is intuitively expected that the equivalent circuits in 
Figs. 6.5(a) and (f) would have the lowest insertion loss performance in the bypass and 
phase delay states, respectively. 
As an example to verify the body-floating technique in a phase shifter design, a 90° phase 
shifter centered at 24 GHz with transistor MS having 8 fingers of 5 μm each, MR having 12 
fingers of 10 μm each, LS=290 pH, LR=477 pH, and CP=130 fF is simulated as shown in 
Fig. 6.6 based on the equivalent circuits in Fig. 6.5. The lowest insertion-loss variation of 
0.54±0.54 dB over 18 to 30 GHz is obtained with the phase shifter using the body-floating 
technique on both the series and shunt transistors in Fig. 6.5(a) and (b). The worst 
insertion-loss variation of 1.5±0.62 dB, however, is obtained by the phase shifter designed 
based on the equivalent circuits in Fig. 6.5(c) and (d), which uses the transistors without 
floating body.  
Fig. 6.7 shows a cross-sectional view of the body-floating series and shunt 
transistors in a 1-bit low-pass Pi-type phase shifter. RSS is substrate resistance between the 
series and shunt nMOS transistors, which also shows an isolation/interference between the 
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transistors, and the resistance (isolation) can be increased by placing deep-trenches around 
the transistors as shown, which help reduce the size of the circuit as well. It is noted that 
the isolation can also be improved by reducing the substrate resistance, RS2, to the p-
substrate tie.   
 
6.1.2 Optimization of Transistor’s Size 
Optimizing the size of transistors is one of the effective ways to minimize the 
insertion-loss variation of phase shifters. For example, the insertion losses at the bypass 
and phase delay states are decreased and increased by increasing the size of the series 
transistor (MS) in Fig. 6.3(a), respectively. These are due to the decreased on-resistance 
and increased off-capacitance at the bypass and phase delay states, respectively. 
Consequently, the insertion-loss variation in the phase shifters can be adjusted and 
optimized accordingly. Fig. 6.8 shows the simulated insertion loss, insertion-loss variation, 
 
Fig. 6.7. A cross section of a low-pass Pi-type 1-bit phase shifter with a deep-nwell body-
floating technique. The transistors are simplified with a single-finger gate. 
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input return loss, and phase delay for the bypass and phase delay states for different gate 
fingers of MS in the 90° phase shifter employed for the simulation in Fig. 6.6. The number 
of the transistor’s fingers is changed from 4 to 12 in three steps with a constant 5-μm gate 
width. In Fig. 6.8(a), it is shown that the insertion-loss variation with 4, 8 and 12 fingers 
are 1.5±0.03 (worst), 0.3±0.19 and 0.56±0.5 dB over 21 to 27 GHz, respectively. The 
return losses in Fig. 6.8(b) vary in different states with varying MS size, which should be 
considered during the optimization of the transistor size. Moreover, Fig. 6.8(c) shows that 
the phase delays are 84°, 94° and 103° at 24 GHz with the 4, 8 and 12 fingers, respectively,  
demonstrating that a larger size of MS leads to more phase delay, which is due to larger 
off-capacitance. 
The shunt nMOS transistor (MR) in Fig. 6.3(a) also has an influence on the 
insertion-loss variation. For instance, a larger transistor MR, corresponding to a smaller 
on-resistance, causes low return and insertion losses at a phase delay state with a well-
defined RF ground; but its larger off-capacitance leads to narrow bandwidth with a smaller 
LR at a bypass state, then leading to worse insertion-loss variation in a wide-band phase 
shifter design. So, the size of MR is determined mainly considering the phase shifter’s size 
(through the size of LR), bandwidth, insertion loss, and insertion-loss variation. Fig. 6.9 
shows the simulations of the insertion loss, insertion-loss variation, input return loss and 
phase delay for the bypass and phase delay states of the 90° phase shifter for different 
sizes of MR (10μm9, 10μm12 and 10μm18) and corresponding inductances of LR (650, 
477 and 340 pH). As seen in Figs. 6.9(a) and (b), the phase shifter has narrower bandwidth 
 108 
 
 
(a) 
 
(b) 
 
(c) 
 
Fig. 6.8. Simulations of the 90° phase shifter with different MS (5μm4, 5μm8 or 
5μm12) for bypass and phase delay states: (a) insertion loss and insertion-loss variation, 
(b) input return loss, and (c) phase delay representing the phase difference between the 
bypass and phase delay states. 
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(a) 
 
(b) 
 
(c) 
 
Fig. 6.9. Simulations of the 90° phase shifter with different MR (10μm9, 10μm12 or 
10μm18) for bypass and phase delay states: (a) insertion loss and insertion-loss variation, 
(b) input return loss, and (c) phase delay representing the phase difference between the 
bypass and phase delay states. 
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at the bypass state and lower insertion loss at the phase delay state with the larger MR   
(10μm18) and the corresponding LR (340 pH) than with the smaller MR and larger LR. 
The insertion-loss variation with the 18-finger MR and 340-pH LR is 0.61±0.15 dB over 21 
to 27 GHz, which is higher than the variation of 0.12±0.12 dB obtained with the 9-finger 
MR and 650-pH LR. Fig. 6.9(c) shows the varying slope of the phase delay by different 
sizes of the transistor and the corresponding inductors.  
 
6.1.3 Design of a 4-Bit Phase Shifter with Body-Floating Technique 
A 4-bit CMOS phase shifter is designed and fabricated with TowerJazz 0.18-μm  
BiCMOS technology [6-8] as shown in Fig. 6.10, which occupies 760  480 μm2 
excluding the on-wafer pads. The phase shifter consists of four individual 1-bit digital 
phase shifters (for 22.5°, 45°, 90° and 180° phase delays) designed based on the body-
floating technique and transistor-size optimization to control the phase delay with 22.5° 
steps over 16 states. The phase shifter is generally laid out using coplanar waveguide 
(CPW) structure to confine the fields within the oxide layers, hence reducing their 
penetration into the silicon substrate, which effectively reduces not only the substrate loss 
and hence improving the Q-factor, but also the mutual coupling between adjacent 
components. Well-defined ground planes are also implemented in the layout to minimize 
the interference among adjacent elements, which facilitates designing the compact phase 
shifter circuit. All the inductors are designed with CPW considering their size and Q-factor, 
and metal-insulator-metal (MIM) capacitors are employed for compactness, reliability and 
high Q-factor in the design frequency range, except CP1 in the 22.5° section. CP1 is 
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implemented with a metal-oxide (SiO2)-metal (MOM) structure and EM-simulated with 
IE3D [6-9]. Figs. 6.11(a) and (b) respectively show the 3-dimensional (3-D) view of the 
22.5° section and its simplified cross-section view of metal and substrate layers. The 22.5° 
section contains the MOM capacitors (CP1s), CPW inductors (LS1 and LR1), and CPW 
 
(a) 
 
 
        (b) 
 
Fig. 6.10. A 4-bit CMOS digital phase shifter: (a) schematic and (b) microphotograph. 
Chip size (core part): 760  480 μm2. 
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interconnects. The capacitors are formed in the SiO2 layer between the 5th (M5) and 6th 
(M6) metal layers as shown in Fig. 6.11(b). Since M5 and M6 are thicker than M1–M4, a 
high Q-factor MOM capacitor can be designed. Moreover, the metal layers (M5 and M6) 
and the p-substrate are placed sufficiently apart, which minimizes the shunt parasitic 
capacitances of the MOM capacitor. For the same reasons, the CPW inductors and 
interconnects are also designed with M5 and M6. The CPW interconnect in the M6 layer 
 
(a) 
 
 
(b) 
 
Fig. 6.11. (a) 3-D view of the 22.5° section in the 4-bit phase shifter and (b) cross section 
view of metal and substrate layers. For the metal layers, the same colors are used in (a) 
and (b). Unit is µm. 
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has 3-μm gaps and 6-μm width as shown in Fig. 6.11, for the 50-Ω characteristic 
impedance at the desired band (21–27 GHz). Fig. 6.12 shows the simulated and measured 
results of the CMOS 4-bit digital phase shifter, in which the measured insertion-loss 
variations (RMS amplitude errors) are 11±1.2 dB (0.8 dB), 13±2.6 dB (1.7 dB) and 16±5.2 
dB (3.2 dB) at 21, 24 and 27 GHz, respectively. The simulated and measured RMS phase 
errors are 0.5–18° and 2.4–26° over 21 to 27 GHz, respectively. For all 16 states, the 
measured input/output return losses are greater than 10 dB over 21 to 27 GHz and the 
measured input P1dB is greater than 12.5 dBm at 24 GHz. 
 
6.2 Conclusion 
A body-floating technique and transistor-size optimization have been investigated 
for low insertion-loss variation of the phase shifter. The simulations verify that the 
insertion-loss variation is reduced by using the body-floating technique accompanying the 
deep-nwell layer for the series and shunt transistors and optimizing the transistors’ size. 
A 24-GHz CMOS 4-bit phase shifter is designed on a 0.18-μm BiCMOS process 
implementing transistors with the body-floating technique and transistor-size optimization. 
The measured results across 21 to 27 GHz show small insertion-loss variation and RMS 
amplitude error with good input/output return loss. The proposed design techniques 
especially do not cause any increase in size and cost, which is preferred for RFIC design. 
The developed phase shifter along with the body-floating technique and transistor’s size 
optimization for low loss variation is attractive for microwave and millimeter-wave 
phased array design. 
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(a)          (b) 
 
               
(c)          (d) 
 
 
(e) 
 
Fig. 6.12. Simulated and measured (a) insertion loss, insertion-loss variation and RMS 
amplitude error, (b) insertion phase and RMS phase error, (c) input return loss, (d) output 
return loss over 16 states of the 4-bit CMOS digital phase shifter. (e) Measured power 
handling of the phase shifter over 16 states at 24 GHz. 
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CHAPTER VII 
57–64 GHZ CMOS 4-BIT PHASE SHIFTER WITH SMALL INSERTION-LOSS 
VARIATION 
 
As mentioned in Chapter VI, a small insertion-loss variation is required in a phase 
shifter design to minimize the damages to the operations of amplitude control circuits such 
as attenuators and variable gain amplifiers which are used for beam tailoring in the phased-
array system. In this chapter, a phase shifter covering 57 to 64 GHz with small insertion-
loss variation is designed for the phased-array transmitter as shown in Fig. 7.1. A novel 
phase shifter topology with an additional shunt inductor is proposed to reduce the 
insertion-loss variation. The validity of the proposed topology is confirmed through the 
performance of a CMOS 4-bit digital phase shifter designed and fabricated using a 0.18-
μm BiCMOS technology over 57 to 64 GHz. 
 
7.1 Design, Simulation, and Measurement 
A new 4-bit phase shifter with small insertion-loss variation is shown in Fig. 7.2. 
It is designed based on the conventional high-pass Pi- and T-topologies in Figs. 6.2(b) and 
(d). In Fig. 7.2, the shunt inductors (LA1, LA3, and LA4) are added to the conventional 
topologies to reduce the resonance inductors (LR1, LR3, and LR4), which lead to low 
insertion loss at the phase delay state of the phase shifters. On the other hand, the added 
inductors hardly affect the insertion loss at the reference state because the defined 
resonance frequency by the resonance inductor (LR1, LR3, or LR4) and off-capacitance (by 
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MR1, MR3, or MR4) is the same as that of the conventional phase shifter’s counterparts. So, 
the difference between the insertion losses at reference and phase delay states is 
significantly reduced. The phase shifter is fabricated with TowerJazz 0.18-μm  BiCMOS 
technology as shown in Fig. 7.3, which occupies 960  480 μm2 excluding the on-wafer 
pads. The phase shifter consists of four individual 1-bit digital phase shifters (for 22.5°, 
45°, 90° and 180° phase delays) to control the phase delay with 22.5° steps over 16 states. 
The phase shifter is generally laid out using coplanar waveguide (CPW) structure to 
confine the fields within the oxide layers, hence reducing their penetration into the silicon 
substrate, which effectively reduces not only the substrate loss and hence improving the 
Q-factor, but also the mutual coupling between adjacent components. Well-defined 
ground planes are also implemented in the layout to minimize the interference among 
adjacent elements, which facilitates designing the compact phase shifter circuit. All the 
inductors are designed with CPW considering their size and Q-factor and EM-simulated.  
Fig. 7.4 shows the simulated and measured results of the CMOS 4-bit digital phase 
shifter, in which the measured insertion-loss variations are 13±3 dB, 12±3 dB, and 
11.3±1.3 dB at 57, 60 and 64 GHz, respectively. The simulated and measured RMS phase 
errors are 2.7–3.9° and 4.3–10.8° over 57 to 64 GHz, respectively. For all 16 states, the 
measured input/output return losses are greater than 10 dB over 57 to 64 GHz. 
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Fig. 7.1. A 57–64 GHz phase shifter in the phased-array transmitter (in the dotted box). 
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Fig. 7.2. A proposed 57–64 GHz 4-bit phase shifter topology with additional shunt 
inductors (LA1, LA3, and LA4) designed based on conventional high-pass Pi- and high-pass 
T-type phase delay networks. 
 
 
 
Fig. 7.3. A microphotograph of the 57–64 GHz 4-bit CMOS digital phase shifter.  
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7.2 Conclusion 
A 57–64 GHz CMOS 4-bit phase shifter is designed using a 0.18-μm BiCMOS 
process based on the proposed topology with the added shunt inductors. The measured 
results across 57 to 64 GHz show small insertion-loss variation and low RMS phase error 
with good input/output return loss. The developed phase shifter for low loss variation is 
attractive for microwave and millimeter-wave phased array design.  
 
                   
      (a)          (b) 
 
                                
                                   (c)                     (d) 
 
Fig. 7.4. Simulated and measured (a) insertion loss and insertion-loss variation, (b) 
insertion phase and RMS phase error, (c) input return loss, (d) output return loss over 16 
states of the 4-bit CMOS digital phase shifter. 
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CHAPTER VIII 
DC-TO-67 GHZ HIGH-SPEED BICMOS BJT CHARACTERIZATION WITH 
ON-WAFER CALIBRATION AND EM-BASED DE-EMBEDDING* 
 
In the BiCMOS process, bipolar junction transistors (BJTs), npn and pnp, and 
metal-oxide-semiconductor field-effect transistors (MOSFET), nmos and pmos, are 
available on the same silicon-based substrate. BJT has higher gain and lower RF noise at 
high frequencies. Also, it is capable of generating more power with the large current 
density capability. The strengths of BJTs show that the transistor is better for the active 
circuit design in the phased-array transmitter in comparison with the CMOS transistors. 
Fig. 8.1 shows the amplifiers which are designed with BJTs in the dotted boxes. Other 
than that, the passive circuits are designed with CMOS transistors. Before using the BJTs 
in the amplifier design, we have characterized the transistors from DC to 67 GHz. Since 
67 GHz is too high to use conventional de-embedding or on-wafer calibration techniques, 
we in this chapter propose a novel technique for characterizing BJTs up to the high 
frequencies. 
Small- and large-signal models of active devices are needed for the design of radio-
frequency integrated circuits (RFICs). These models can be classified into “physics-
based”  models  and  “measurement-based”  (or  “empirical”)  models.  A  physics-based  
 
*Copyright 2017 Wiley. Reprinted, with permission, from Juseok Bae, Scott Jordan, and 
Cam Nguyen, “DC-to-67 GHz high-speed BiCMOS BJT characterization with on-wafer 
calibration and EM-based de-embedding”, Microwave and Optical Technology Letters, 
vol. 56, issue 6, pp. 1285–1292, March 2014. 
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model provides a direct relationship between the electrical performance and the geometry 
and physical parameters of devices and is, thus, very useful for device design and 
understanding of device operation. These models are, however, extremely difficult to be 
derived accurately at millimeter-wave (mm-wave) frequencies, mainly due to the lack of 
accurate analysis methods and difficulty in the formulation process. Moreover, the 
computation time in using these models for circuit design, especially complex RFICs 
containing many active devices operating over a wide frequency range, is prohibitively 
extensive.  These models have limited use in CAD programs for mm-wave RFIC design. 
Empirical models can be derived using numerical results obtained from physics-based 
models and/or measurements of devices under dc and RF operations at different bias 
voltages and across interested frequencies.  Practical empirical models, however, are 
typically measurement-based, in which measured data and simple closed-form equations 
are used together to develop the models. The empirical models do not need the physics 
and geometries of devices, yet, if properly obtained, can describe accurately the actual 
device electrical performance due to a direct relation between the models and measured 
performance of the devices. Measured scattering (S) parameters over interested 
frequencies are the most important part in the development of these models.  
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Fig. 8.1. Amplifiers designed with bipolar junction transistors (BJTs) in the phased-array 
transmitter. 
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As the complementary metal oxide semiconductor (CMOS) and bipolar-
complementary metal oxide semiconductor (BiCMOS) technologies and device 
performance have advanced into the mm-wave regime, accurate S-parameters of CMOS 
and BiCMOS devices at mm-wave frequencies are needed for the mm-wave RFIC design. 
The accuracy of these S-parameters is absolutely essential for extracting accurately the 
device parameters and small- and large-signal models.  
A quick and convenient way (and hence becoming increasingly typical) for 
extracting the device S-parameters from an on-wafer measurement is using the calibration 
kit on an impedance standard substrate (ISS) as described in [8-1]. With the ISS-
calibration, the effects of the cables between the vector network analyzer (VNA) and the 
on-wafer probes, and the probes are calibrated out up to the ends of the probe tips. To 
remove the effects of the on-wafer RF pads and interconnects associated with the device, 
a de-embedding procedure is utilized afterward. ISS-based calibrations were implemented 
along with de-embedding methods for transistor characterization [8-2], [8-3]. These de-
embedding methods involve many calculations and multiple fabricated dummy test 
structures. The use of multiple dummies likely causes more measurement errors, 
especially at mm-wave frequencies and across wide frequency ranges.  
While using the ISS for on-wafer calibration is sufficient for circuit measurements, 
especially for amplitudes such as insertion loss and return loss, it is not very accurate for 
measurements involving phase, such as S-parameters, due to the simple fact that the ISS 
does not provide the same environment in which an on-wafer device is embedded. On-
wafer calibration techniques implementing calibration standards fabricated on the same 
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wafer together with the device under test (DUT) are more accurate in characterizing the 
device’s S-parameters. These on-wafer calibration standards use the same RF pads and 
interconnects for the DUT, and hence can accurately mimic the responses of the RF pads 
and interconnects in the DUT’s test structure, thus leading to more accurate calibration 
results and DUT’s S-parameters, especially over wide frequency ranges and at high 
frequencies such as those in the mm-wave regime. However, as compared to the ISS-
calibration technique, implementing an on-wafer calibration over a wide frequency range 
covering mm-wave frequencies poses challenges. In on-wafer calibrations, the ends of the 
interconnects for the open and load standards are typically very close to each other, hence 
causing a significant gap and open-end fringing capacitances, which could lead to 
substantial undesired effects for device characterization at mm-wave frequencies if not 
properly taken into account. These capacitances need to be determined accurately and 
input to a VNA for accurate calibration.  Moreover, in the bipolar junction transistor (BJT) 
characterization as reported here, the gaps between the closely spaced interconnects 
needed to provide connections to the BJT’s terminals, that define the reference planes, are 
about the same as the spacing between the base (or collector) and emitter (about 0.25 µm), 
making it impossible to place resistors at the reference planes within such narrow gaps for 
the load-standard design. In a previous work on on-wafer calibration [8-4], some 
interconnects including vias, used for interfacing with a transistor were excluded, hence 
inadvertently ignoring the parameters of these interconnects. Even if the excluded 
interconnects in the calibration structures were very small compared to other parts of the 
calibration structures, it is still not a preferable approach for device characterization at 
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mm-wave frequencies and over wide bands due to possibly significant effects otherwise 
occur at these frequencies.  
In this chapter, on-wafer calibration and electromagnetic (EM) based de-
embedding procedures are implemented to accurately characterize the S-parameters of 
BJTs in 0.18-µm SiGe BiCMOS technology across an extremely wide frequency range up 
to 67 GHz. The EM-based de-embedding specifically resolves the problem of non-
calibrated parts, consisting of a part of the interconnects including the vias and the spacing 
between the closely spaced interconnects, encountered in typical on-wafer calibrations, 
hence leading to accurate device characterization at mm-wave frequencies. 
 
8.1 On-Wafer Calibration and EM-based De-embedding 
8.1.1 On-wafer Calibration Structures and Issues 
Table 8.1 summarizes the size and configuration of three BJTs that are 
characterized on-wafer. Figs. 8.2 and 8.3 show photographs of the on-wafer calibration 
standards used in the short-open-load-thru (SOLT) calibration method [8-1] and test 
structure for BJT1, configured as a common-emitter amplifier, fabricated with TowerJazz 
Table 8.1 Size and configuration of BJTs 
 
 
 
 
Emitter’s size and finger 
(width [µm]× length [µm]× no. of finger) 
Configuration 
(no. of emitter, base and 
collector) 
BJT1 0.15×10.16×1 1, 2, 2 
BJT2 0.15×4.52×1 1, 2, 2 
BJT3 0.15×10.16×1 2, 3, 2 
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0.18-µm SiGe BiCMOS technology [8-5]. They are designed based on a coplanar 
waveguide with grounded back conductor (CPWG), which not only minimizes the length 
of the interconnect from the BJT to the ground plane, but also minimizes the influence of 
the low-resistive silicon substrate to the BJT. The structures in Figs. 8.2 and 8.3 have the 
same size of 438.2×400 µm2 and contain identical RF pads and interconnects, enabling 
the same environment and hence accurate calibration results. The top metal (M6) with the 
thickest thickness, and hence lowest loss, is used for the RF pads and interconnects, while 
the lower metal (M1 or M2) is utilized for the interconnects around BJTs for ease of 
     
  (a)                                       (b) 
   
             
   (c)                                       (d) 
 
Fig. 8.2. Photographs of fabricated on-wafer calibration standards: (a) short, (b) open, (c) 
load, and (d) thru. 
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connection. 50-Ω titanium nitride (TiN) metal resistors are used for the loads in Fig. 8.2(c). 
In Fig. 8.3, the vertical dotted lines represent the reference planes after the on-wafer 
calibration, and the zoomed view shows the interconnects for the BJT, beyond the 
reference planes, that connect the base (B), collector (C), and emitter (E) to the input, 
output, and (coplanar) ground planes, respectively. It is noted that the test structures for 
BJT2 and BJT3 are essentially the same as that for BJT1 in Fig. 8.3, with some minor 
differences depending on the BJT’s size and configuration as indicated in Table 8.1.  
The design of reliable calibration standards for on-wafer calibration is challenging, 
requiring careful layout and analysis. As shown in Fig. 8.2, the standards contain not only 
RF pads, but also interconnects, unlike typical ISS calibration standards in [8-1] which 
contain no interconnects. The closely spaced open ends of the interconnects in the open 
and load standards, seen in Figs. 8.2(b) and (c), cause a significant gap and open-end 
fringing capacitances, which could obstruct the design of reliable standards if not properly 
accounted for. However, there is no analytical equation that can calculate these parasitic 
capacitances accurately for use in on-wafer calibrations, especially at mm-wave 
frequencies. To obtain accurate results for these parasitics, an extra complex extraction 
procedure is required before the on-wafer calibration is conducted, and this should be done 
for every fabrication due to possible variations of the fabrication processes. Moreover, 
sufficient gap needs to be used to enable placement of two 50-Ω resistors, each 
constituting the load standard. To provide a small gap that is sufficiently large to 
accommodate two 50-Ω resistors and has a minimum gap and fringing capacitances, the 
EM simulator IE3D [8-6] was used for simulating the effects of different gaps, and a gap 
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of 40 µm was selected for all the structures in Figs. 8.2 and 8.3.  
As seen in Fig. 8.3(b) and elaborated in Fig. 8.4, there are extra interconnects, 
which include vias, beyond the reference planes established by the on-wafer calibration. 
These interconnects are needed to facilitate connections to the transistor’s terminals. As 
will be further elaborated in the following Figs. 8.5 and 8.6, these interconnects to the 
base, collector and emitter are too close to each other (around 0.25 µm) to enable 
placement of a 50-Ω resistor needed for the load-standard design, hence further 
complicating the characterization process. The effects of these interconnects need to be 
removed for accurate device characterization. However, they cannot be calibrated out 
through typical on-wafer calibrations. To alleviate this issue, these non-calibrated parts 
are extracted through an EM-based de-embedding procedure to be described in the 
following section. 
 
(a)                 (b) 
 
Fig. 8.3. (a) Photograph of fabricated test structure for BJT1 configured as a common-
emitter amplifier and (b) zoomed view showing the layout of the extra interconnects for 
the base (B), collector (C) and emitter (E) within the 40-µm gap. 
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8.1.2 EM-based De-Embedding Procedure 
The foregoing analysis reveals that there are still parts of the interconnects, as 
shown in Fig. 8.4, that cannot be calibrated through measurement even after the on-wafer 
calibration is executed. In order to extract these remaining non-calibrated elements, a two-
step de-embedding procedure in [8-7] is conducted with EM simulations, which is fast and 
convenient, yet giving accurate results as will be seen later. The EM-based two-step de-
embedding technique, which is based only on two dummies (open and short), is relatively 
simple and accurate at high frequencies. To perform the EM-based de-embedding, the 
layouts of the open and short dummies are created in IE3D as shown in Fig. 8.5. Since 
these dummies are only used for calculating the parameters of the non-calibrated part in 
Fig. 8.4, the RF pads and interconnects, which are already calibrated out in the on-wafer 
calibration, are excluded in these layouts. Consequently, the reference planes in Fig. 8.5 
after the on-wafer calibration are the same as the beginning and end of the dummies. There 
are three separate interconnects for B, C, and E on the open dummy in Fig. 8.5(a), while 
Reference planes by on-wafer calibration
Non-calibrated parts
Spacing for reliable 
standard design (40 µm)
BJT
From 
input pad
From 
output pad
M6
M1 / M2 Via
 
Fig. 8.4. A simplified cross-sectional view of the BJT-test structure showing the reference 
planes by the on-wafer calibration and the non-calibrated parts. 
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on the short dummy in Fig. 8.5(b), these interconnects are combined together and 
connected to the emitter ground (GND). Fig. 8.6 shows the 3-dimensional (D) view of the 
open-dummy pattern shown in Fig. 8.5(a). The metals from M1 to M6 are stacked together 
to form the ground plane (GND). The base and collector are at M6 and connected to M1 
and M2 separately through vias, which define the corresponding references planes for the 
base and collector. The emitter at M6 is connected to GND and then to M2 through vias 
which define the reference plane for the emitter. This reference, although grounded, 
behaves as a distributed ground, not an ideal ground, and hence causing effects at high 
frequencies that need to be taken into account properly. It is recalled that the BJT is 
connected as a common-emitter amplifier. It is particularly noted that, in Figs. 8.5 and 8.6, 
the BJT is not part of these layouts, and the entire structures, which consist of all the metals 
including vias, are external to the BJT. The vacant part on M1 (denoted as M1 GND in 
            
  (a)                                                        (b) 
   
Fig. 8.5. Layouts of open (a) and short (b) dummies used in EM-simulations for BJT1 de-
embedding and their expanded views. The dimensions for the short dummy are the same 
as those for the open dummy. 
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Fig. 8.6) is used for the BJT. The reference planes on M6 are obtained after the on-wafer 
calibration, while the three reference planes on M1 or M2 are obtained after the following 
three steps are performed: SOLT on-wafer calibration, BJT-test structure measurement, 
and EM-based two-step de-embedding. The dummies for the other two transistors BJT2 
and BJT3 are basically the same as those for BJT1 shown in Figs. 8.5 and 8.6. In order to 
properly perform the SOLT calibration, (load) resistors need to be placed at the reference 
planes on M1 for the base and M2 for the collector terminals seen in Fig. 8.6. The distance 
from the collector and base references to the emitter (GND) is around 0.25 µm, making it 
impossible to place a resistor. Furthermore, the resistor at the collector reference would 
need to be connected vertically from M2 to M6, which is impossible to do with the current 
technology. While the resistor at the base can be connected to the ground from the side of 
the base through a larger available space on M1, it is not desired to do so since this will 
 
 
Fig. 8.6. 3-D view of the open dummy for BJT1 characterization. For better visibility, 
only one emitter connection and ground plane are shown. 
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alter the reference plane. Consequently, it is virtually impossible to fabricate these 
structures with (load) resistors needed for performing the SOLT calibration. The proposed 
EM-based de-embedding avoids actual fabrication of these structures, hence overcoming 
the problem and simplifying the process, while making possible accurate device 
characterization. 
 
      
(a)                                                                 (b) 
 
     
(c)                                                                 (d) 
 
Fig. 8.7. EM-simulated results of the on-wafer calibration standards: short (a), open (b), 
load (c), and thru (d). 
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8.2 Simulated and Measured Results 
Fig. 8.7 shows the EM-simulated results of the on-wafer calibration standards 
shown in Fig. 8.2. The insertion losses of the open and load standards in Figs. 8.7(b) and 
(c) are very high (> 50 dB) over a wide frequency range from DC to 67 GHz. These 
insertion losses are achieved with a 40-µm gap between the ends of the interconnects and 
are sufficient for the open and load standards. Although higher insertion losses can be 
achieved by increasing the gap, it is not necessary, and a larger gap would result in a larger 
part of the interconnects not taken into account during the on-wafer calibration which is 
undesirable. The open and short dummies for BJT1 in Fig. 8.5 are also EM-simulated, and 
the results are shown in Fig. 8.8. The EM-simulated results for the dummies of BJT2 and 
BJT3 are similar to those for BJT1 shown in Fig. 8.8.  
As mentioned earlier, the BJT-test structures such as that in Fig. 8.3 are designed 
as common-emitter amplifiers. The simulations show that these structures can generate 
 
 
Fig. 8.8. EM-simulated results of the de-embedding dummies for BJT1: open (a) and short 
(b). 
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decent gains when the collector current (IC) is about 10 mA. In order to estimate the bias 
voltages for the BJTs in the BJT-test structures, the collector currents versus collector-
emitter voltage (VCE) of the three BJTs for different base-emitter voltages (VBE) were 
measured using an HP4145 semiconductor parameter analyzer as shown in Fig. 8.9. All 
the S-parameter measurements up to 67 GHz were then done with VCE fixed at 1.5 V as 
VBE was varied based on the DC test results in Fig. 8.9. Figs. 8.10 and 8.11 show the 
measured magnitudes and phases of S21 for the BJTs, respectively. The results 
corresponding to the solid lines were obtained after the SOLT on-wafer calibration, while 
     
(a)                
              
      
       (b)      (c) 
 
Fig. 8.9. Measured I-V curves of (a) BJT1, (b) BJT2 and (c) BJT3. 
 
 135 
 
 
 
(a) 
 
 
(b) 
 
 
(c) 
 
Fig. 8.10. Measured S21 magnitude versus frequency of (a) BJT1, (b) BJT2 and (c) BJT3 
for different VBE. 
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(a) 
 
 
(b) 
 
 
(c) 
 
Fig. 8.11. Measured S21 phase versus frequency of (a) BJT1, (b) BJT2 and (c) BJT3 for 
different VBE. 
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those on the dotted lines were obtained after further performing the EM-based de-
embedding on the results on the solid lines. The de-embedding was done by extracting the 
non-calibrated part calculated using the EM-simulations of the open and short dummies. 
Fig. 8.12 shows the measured input reflection coefficients of the BJTs after the on-wafer 
calibration only, and after both on-wafer calibration and EM-based de-embedding. The 
reduction in the insertion loss and phase in S21 up to 67 GHz, obtained by removing the 
non-calibrated parts through the de-embedding process, are clearly seen from the solid and 
dotted lines in Figs. 8.10 and 8.11 as expected.  The insertion-loss and phase differences 
between the removal and non-removal of the non-calibrated parts are approximately less 
 
 
Fig. 8.12. Measured input reflection coefficients for BJT1, BJT2 and BJT3. Filled and 
non-filled symbols show results after on-wafer cal. and after on-wafer cal. and EM-based 
de-embedding, respectively. ●○ BJT1 at VBE=0.94 V; ■□ BJT2 at VBE=0.98 V;            
▲△ BJT3 at VBE=0.89 V. 
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than 2 dB and 15 deg. to 67 GHz, respectively, showing substantial differences (with 
respect to device characterization and modeling) at mm-wave frequencies. The results in 
Fig. 8.12 for BJT1, BJT2 and BJT3 were measured at VBE= 0.94, 0.98 and 0.89 V, 
respectively, with VCE=1.5 V. The results in Figs. 8.10‒12 demonstrate that, while the 
BJTs could be characterized and modeled without the EM-based de-embedding at low 
frequencies, they should be characterized and modeled with the EM-based de-embedding 
at mm-wave frequencies, even over a narrow frequency range 
 
8.3 Conclusion 
An EM-based de-embedding method used along with the on-wafer calibration can 
resolve the issue of non-calibrated parts consisting of interconnects including vias within 
the spacing between the two ends of closely spaced interconnects typically encountered in 
on-wafer calibration standards. Specifically, the EM de-embedding enables the removal 
of the non-calibrated parts in the device characterization which are not taken into account 
in typical device characterization using on-wafer calibrations. The measured results of 
three BJTs embedded on test structures using on-wafer calibration standards fabricated in 
TowerJazz 0.18-µm SiGe BiCMOS technology up to 67 GHz confirm the effects of the 
non-calibrated parts and demonstrate the usefulness of the proposed method for accurate 
device characterization at mm-wave frequencies.  
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CHAPTER IX 
24/60‒GHZ CONCURRENT DUAL-BAND POWER AMPLIFIER 
 
Advanced communication and radar systems working “concurrently” over 
multiple bands provide numerous advantages and have more capabilities as compared to 
their single-band counterparts for communications and sensing. However, multi-band 
circuits and systems have many intermodulation (IM) products and harmonics due to many 
main tones, which significantly decrease their performances such as linearity, efficiency, 
etc. Multi-band power amplifier (PA) is the component suffered the most from these IM 
products due to its highly nonlinear nature. Various multi-band PAs have been developed, 
e.g., [9-1] and [9-2]. 
In this chapter, we report a concurrent dual-band PA centered at 24 and 60 GHz 
designed on a 0.18-µm BiCMOS process. As shown in Fig. 9.1, the power amplifier is 
used as the last amplifier in the phased-array transmitter, which facilitates high output 
power handling with a decent efficiency. The resonators having a dual-passband at 24 (f1) 
and 60 (f2) GHz and a single stop band at 42 GHz are employed in the PA design so that 
its input and output impedances are matched in the dual bands for high gain and output 
power, respectively. The single stop band at 42 GHz is selected to minimize the 2nd IM 
(f2-f1) and the 2
nd harmonic (2f1), which significantly affect the third-order IM (IM3) 
product. For more accurate linearity simulations for a concurrent dual-band PA, a 
technique using three tones is proposed and investigated. 
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9.1 Concurrent Dual-Band Power Amplifier 
9.1.1 Proposed Topology and Design Challenge 
Figs. 9.2(a) and (b) show the block diagram of the conventional dual-band 
transmitters consisting of two PAs, antennas, etc. Fig. 9.2(c) shows a simpler transmitter 
architecture that combines two single-band PAs into a concurrent dual-band PA, which 
enables reduced size, insertion loss (better efficiency), and power consumption. The 
concurrent dual-band PA, however, has more IM products and harmonics as compared to 
its single-band counterparts due to the dual main tones injected as shown in Fig. 9.3(a). It 
T/R SW
PA
SPDT 1
RX(IN)
60GHz
24GHz
60GHz
24GHz
SPDT2
IN
RX (OUT)
GA2
GA1
Power 
Divider
 
Fig. 9.1. Power amplifier in the phased-array transmitter (as shown in the dotted box). 
 
 
 
 
Fig. 9.2. Conventional (a) multi-path and (b) selectable/diplexing dual-band transmitters. 
(c) Proposed concurrent dual-band transmitter. 
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is desirable to filter out all of the IM products and harmonics to improve the linearity of 
PA. However, the more filtering functions lead to the more insertion loss by the LC 
elements. In Sec. 9.1.3, we investigate the interferences, which are most significant to the 
linearity. Eliminating these interferences only would minimize the rejection filtering and 
hence effectively improving the linearity of a concurrent dual-band PA.  
A two-tone test in [9-1] is widely used to verify the IM3 products and the linearity 
of amplifiers. However, the two-tone test is only usable for single-band amplifiers but not 
concurrent dual-band amplifiers. So, an advanced method to verify the IM3 products of 
the concurrent dual-band amplifiers/PAs is proposed in Sec. 9.1.2, which is named three-
tone test.  
A concurrent PA operates at two different bands simultaneously. So, the input and 
output should be concurrently matched at two different frequencies. As shown in Fig. 9.4, 
     
    (a)          (b) 
 
Fig. 9.3. (a) Harmonics by the single main tone at f1 in a conventional single-band PA, 
and (b) IM products and harmonics caused by the dual main tones at f1 and f2 in the 
concurrent dual-band PA. 
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the input is matched for the high gain and the output is matched for the high output power 
at the two frequency points, respectively. To realize the dual-point matching, dual-band 
resonators should be used for the matching networks, which will be introduced in Sec. 
9.1.4. 
 
9.1.2 Three-Tone Test for Concurrent Dual-Band Power Amplifiers 
A two-tone test is used to verify the linearity of single-band PAs based on the IM3 
products. However, it is not usable for concurrent dual-band PAs or amplifiers. The 
concurrent dual-band PA should be tested taking the two frequency bands into account 
simultaneously. So, we propose a three-tone test as an alternative. 
Concurrent 
Dual-Band 
Conjugate 
Matching
Concurrent 
Dual-Band 
Max. Power 
Matching
ZS
ZLZL,f1
ZL,f2
PA Core
Zin,f1
Zin,f2
Zin,f1*
Zin,f2*
(Input Conjugate/Gain Matching)
Zin,f1
Zin,f2
Zin,f2*
Zin,f1*
ZL
(Max. Pout Matching)
ZL,f1
ZL,f2
ZS
 
Fig. 9.4. Dual-point input/output matching in a concurrent dual-band PA design 
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        The concept of the three-tone test for the concurrent dual-band amplifiers is similar 
to the two-tone test for the single-band amplifiers.  Both are used to verify the linearity of 
amplifiers based on the magnitude of the IM3 products located at nearby fundamentals. 
The IM3 products are too close to be filtered out and they are growing three times faster 
than the fundamentals.  
 
Fig. 9.5. Nonlinear amplifier with the three-tone injected signal. 
 
 
 
 
(a) 
 
 
(b) 
 
Fig. 9.6. The three tones injected (a) at 23, 25 and 60 GHz and (b) 24, 59, and 61 GHz, 
and their IMD products and harmonics. 
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           If we assume the input signal of an amplifier in Fig. 9.6 as 
  1 2 3cos cos cosx t A A A      (9.1) 
where θ=ωt, the output signal is obtained as 
 
    
        
2 2 2
1 3 1 1 3 2 1 3 3
2
2 1 2 3 3 1 3 2
3
3 2 1 1 2 2 3 1 1 3 2
15 15 15
cos cos cos
4 4 4
1 1 1
cos2 cos2 cos2 cos cos ....
2 2 2
3 3 3 3
cos 2 cos 2 cos cos .....
4 4 2 2
y t A A A A A A
A
A
        
       
          
     
          
     
       
          
.(9.2) 
The third term in (9.2) contains the conventional IM3 products (2ω2‒ ω1 and 2ω1‒ ω2) 
and newly generated IM3 products (ω2+ ω3‒ ω1 and ω1+ ω3‒ ω2) by the three tones. It is 
noted that the magnitudes of the new IM3 products are bigger than the conventional IM3. 
The three tones can be injected in two different ways, in order to verify the linearity of 
concurrent dual-band amplifiers. Fig. 9.6 conceptually shows the two ways of injection 
for a 24/60-GHz concurrent dual-band PA or amplifier. Fig. 9.6(a) shows the IM3 products 
at 2ω2‒ ω1, 2ω1‒ ω2, ω2+ ω3‒ ω1, and ω1+ ω3‒ ω2, which are derived from (9.2). They 
are located close to the fundamental tones at 23, 24, and 60 GHz, which should be small 
for a high-linear PA design. Similarly, the second three-tone test in Fig. 9.6(b) has the IM3 
 
Fig. 9.7. Cascaded 2-stage PA with the three-tone input signal. 
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products close to the main tones. We investigate the first way of the three-tone test in Fig. 
9.6(a) only since the analyses of those in Fig. 9.6 are the same. 
 
9.1.3 Cascaded PA with Three-Tone Test and Significant IM Products 
The three-tone test is proposed in the previous chapter, and the more IM3 products 
are observed in the concurrent dual-band amplifier. In this section, we investigate it to 
minimize the IM3 products in the cascaded 2-stage PA as shown in Fig. 9.7. Similar to the 
dual-tone results in [9-1], the output signal of the PA by the three-tone input signal is 
expressed as 
   
    
    
2 1 1 1 2 3
3
3 1 1 2 2 31 3
1 2 2 1
3
3 1 31 3
1 2 2 2 3 1 1 3 2
y cos cos cos
3 3 3
cos 2 cos 2
4 2 4
3 3
3 cos cos .....
2 2
t A t t t
A t t
A
    
      
   
   
        
  
 
      
 
 
         
 
. (9.3) 
With (9.2) and (9.3), we can make the following observations. Firstly, the fundamental 
input tones are amplified by α1 in the 1st stage (PA1) and β1 in the 2nd stage (PA2). Thus 
the output fundamentals are  1 1 1 2 3cos cos cosA t t t      . Secondly, the IM3 products 
generated by PA1 are amplified by β1. Thus, the output IM3 products are 
      33 1 2 3 1 1 3 23 /2 cos cosA            . Thirdly, the PA2 senses 
 1 1 2 3cos cos cosA t t t      at its input and IM3 products are 
        33 1 2 3 1 1 3 23/2 cos 3/2 cosA            . Lastly, the 2
nd order-nonlinearity in 
y1(t) generates components at θ2+θ3, θ1‒θ2, θ3‒θ1, θ1+θ3, and θ3‒θ2. Upon experiencing a 
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similar nonlinearity in the 2nd stage, such components are translated to θ2+θ3‒θ1 and 
θ1+θ3‒θ2. More specifically, y2(t) contains the terms such as  
 
for the IM3 at θ2+θ3‒θ1, and 
 
for the IM3 at θ1+θ3‒θ2. The resulting IM3 products can be expressed as 
    31 2 1 2 3 1 1 3 23 cos cosA             . Based on these observations, a figure of 
IM mechanisms is drawn as shown in Fig. 9.8. The interferences at ω2‒ω1, ω3‒ω2, ω3‒ω1, 
PA1
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ω
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ω
3-ω
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Fig. 9.8. Intermodulation mechanisms in cascade of two PAs with a three-tone input 
injection. 
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ω1+ω3, and ω2+ω3 are mixed with fundamentals, which increases IM3 products at ω2+ω3‒
ω1 and ω1+ω3‒ω2. So, the IM3 products can be reduced by filtering out the interferers in 
a multi-stage PA/amplifier design. In addition, the conventional IM3 products at 2f1-f2 and 
2f2-f1 can be reduced by filtering out the 2
nd harmonics at 2f1, 2f2, and 2f3 as discussed in 
[9-1]. 
 
9.1.4 Concurrent Dual-Band Power Amplifier Design & Simulation 
Based on the foregoing studies, a 24/60-GHz concurrent dual-band PA is designed 
with TowerJazz 0.18-μm BiCMOS technology [9-2] as shown in Fig. 9.9. For the 
concurrent dual-band input/inter-stage/output matching, the dual-band matching networks 
are employed. As discussed in Sec. 9.1.3, the interferences at f2‒f1 (2 GHz), f3‒f2 (35 GHz), 
f3‒f1 (37 GHz), f1+f3 (48 GHz), f2+f3 (85 GHz), 2f1 (46 GHz), 2f2 (50 GHz), and 2f3 (120 
VB1
VCC 
Out
In
LE1
Q2
VB3
Q1 Q3
RB
LC1
LC2
Q4VB4VB2
 
Fig. 9.9. 24/60-GHz concurrent dual-band 2-stage PA for low IM3 products. 
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GHz) should be minimized to reduced IM3 products at f2+f3‒f1 (62 GHz), f1+f3‒f2 (61 
GHz), 2f1-f2 (21 GHz), and 2f2-f1 (27 GHz). For the PA, the dual-band matching networks 
are designed to have the suppression point at 42 GHz to filter out the interferences at 35, 
37, 46, 48, 50 GHz overall. The remaining interferences at 2, 85, and 120 GHz are 
negligible since the intrinsic filtering response of the PA can suppress them sufficiently. 
The 1st and 2nd stages are designed for Class A and B operations, respectively, in order to 
have high efficiency. The inductive degeneration (LE1) is used for the stability and input 
matching purposes. The matching effect is shown in Fig. 9.10 on Smith Chart. Both stages 
have the cascode structure, which increases the isolation from output to input, hence 
minimizing the miller effect. Also, the cascade structure allows more voltage headroom 
which is very attractive for our low-voltage transistor design.  
The simulated gain (S21) and input (S11) and output (S22) return losses of the 2-
stage PA are shown in Fig. 9.11(a). As discussed previously, the stop band between the 
Zin,f1
Zin,f2
LE1
ZL
 
Fig. 9.10. Input matching with an inductive degeneration (LE1). 
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dual bands is located at around 42 GHz to suppress the spreading interferences from 35 to 
50 GHz.  
For the power added efficiency (PAE) and the output 1-dB compression point 
(OP1dB) simulations shown in Figs. 9.11(b) and (c), two injection modes (single-tone and 
dual-tone modes) are employed. For the single-tone mode, only one main tone such as 24- 
 
(a) 
 
         
     (b)           (c) 
 
Fig. 9.11. Simulations of the concurrent dual-band PA: (a) Gain, and input/output return 
loss, (b) power added efficiency, and (c) output P1dB for the single- and dual-tone modes. 
 
   
 
Fig. 11.  
 
Fig. 9. Input matching with an inductive degeneration (LE1). 
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or 60-GHz tone is individually injected into the PA while the two main tones are 
simultaneously injected in the dual-tone mode simulation. As shown in Fig. 9.3, the dual-
tone mode should be used for accurate P1dB simulations in a concurrent dual-band PA 
design. 
 
Fig. 9.12. Frequency specturm by the three-tone test with -15, -15, and -13-dBm inputs at 
23, 25 and 60 GHz, respectively. 
 
 
Table 9.1 
Simulations of the concurrent dual-band PA with single-tone and dual-tone modes 
                        Mode 
   Performance 
Single-tone mode Dual-tone mode 
Freq. (GHz) 24 60 24 60 
Gain (dB) 22 19 22 19 
Input Return Loss (dB) 20 17 20 17 
Output Return Loss (dB) 18 10 18 10 
OP1dB (dBm) 13 10 9 7 
PAEmax (%) 14 13 12 9.5 
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Table 9.1 compares the simulations for the dual-tone mode to those for the single-
tone modes. As expected, from the more IM products and harmonics incurred, the dual-
tone mode simulation leads to lower OP1dB and PAE at each center frequency, which are 
more reliable than the results obtained in the conventional single-tone modes. Fig. 9.12 
shows a simulated output spectrum with -15, -15, and -13-dBm input powers at 23, 25 and 
60 GHz, respectively (three-tone test). It shows that the output power of the fundamental 
tones at 23, 25, and 60 GHz are 9, 9, and 5 dBm, respectively. The IM3 products are 14-
dBc smaller than the fundamentals. The interferences from 35 to 50 GHz are suppressed 
under ‒10 dBm. Table 9.1 compares the simulations for the dual-tone mode to those for 
the single-tone modes. As expected, from the more IM products and harmonics incurred, 
the dual-tone mode simulation leads to lower OP1dB and PAE at each center frequency, 
which are more accurate than the results obtained in the conventional single-tone modes. 
 
9.2 Conclusion 
A 0.18-μm SiGe BiCMOS 24/60 GHz concurrent dual-band PA with a dual-band 
resonator having an interference rejection response is designed. The results show that the 
PA’s input impedances are well matched in the dual pass bands, and the significant IM 
products and the 2nd harmonic are sufficiently filtered out in the stop band. The dual main 
tones employed for the PAE and OP1dB simulations show more accurate results than 
those using the conventional single-tone modes, demonstrating that the dual- or multi-tone 
mode simulation and measurement are necessary for the multi-band circuit and system 
design for more accurate characterization. The proposed technique of filtering out the 
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undesired IM products and harmonics is attractive for the design of the multi-band circuits 
and systems with high linearity. 
 
 
9.3 References 
[9-1] K. Kim and C. Nguyen, “A concurrent Ku/K/Ka tri-band distributed power 
amplifier with negative-resistance active notch using SiGe BiCMOS process,” 
IEEE Trans. Microw. Theory Tech., vol. 62, no. 1, pp. 125–136, Jan. 2014. 
[9-2] C. Huynh and C. Nguyen, “New technique for synthesizing concurrent dual-band 
impedance-matching filtering networks and 0.18-μm SiGe BiCMOS 25.5/37-GHz 
concurrent dual-band power amplifier,” IEEE Trans. Microw. Theory Tech., vol. 
61, no. 11, pp. 3927–3939, Nov. 2013. 
 154 
 
 
CHAPTER X 
24/60-GHZ DUAL-BAND 8-WAY POWER DIVIDER 
 
A divider has a role to separate the signal of the upconversion mixer and transfer 
to the multiple array channels in phased-array transmitters. An 8-way power divider is 
needed to facilitate multiple channels in the phased-array transmitter as shown in Fig. 10.1. 
In this chapter, an 8-way power divider with concurrent dual-band response centered at 
24 and 60 GHz is designed. The 8-way power divider can be used for the 7-channel 
phased-array transmitter by terminating one of the output ports with a 50-ohm resistor.  
 
10.1 Dual-Band Power Divider Design and Simulations 
Fig. 10.2 shows a conventional Wilkinson power divider, which is widely used 
due to its simplicity, decent isolation, input/output matching condition, etc. The 
transmission line in the power divider can be expressed as a pi-type network as shown in 
Fig. 10.3, and the parameters of the network are calculated with 
0
sin
e
e
Z
Z

  (10.1) 
 01sine
e
Z
Z
   (10.2) 
0cos
sin
e
e e
B
Z


 . (10.3) 
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To design a concurrent dual-band divider, the shunt susceptance (βe) can be 
replaced with the equivalent LC resonator in Fig. 10.4. The capacitance and inductance in 
the resonator can be expressed as 
 00
0
1
e
L
  
 


 (10.4) 
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Fig. 10.1. 8-way power divider in the phased-array transmitter (in the dotted box). 
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Fig. 10.2. Conventional Wilkinson power divider. 
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Fig. 10.3. Transmission line and its equivalent pi-type network. 
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Fig. 10.4. Shunt susceptance and its equivalent LC resonator. 
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2
0
1C
L
  (10.5) 
0 1 2   . (10.6) 
So, the dual-band divider can be designed as shown in Fig. 10.5, and it can be extended to 
8-way outputs as shown in Fig. 10.6. The 8-way dual-band is simulated and the results are 
shown in Fig. 10.7. At 24 GHz, the insertion loss (S21), return loss (S11), and isolation 
2Z0P1
P2
P3
L
C
Ze   θe°    
Ze   θe°    
 
Fig. 10.5. Dual-band divider with equivalent transmission lines and resonators. 
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Fig. 10.6. 8-way dual-band divider consisting of the divider in Fig. 10.5. 
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(S23) at 24 GHz are 15, 16, and 25 dB, respectively, and 16, 12, and 21 dB at 60 GHz, 
respectively.  
 
 
 
 
 
 
 
 
 
 
 
Fig. 10.7. Simulations of the 8-way dual-band divider in Fig. 10.6. 
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APPENDIX A 
44-GHZ CMOS RFIC DUAL-FUNCTION ATTENUATOR WITH BAND-PASS-
FILTER RESPONSE* 
 
Attenuators and band-pass filters (BPFs) are widely employed in communication 
and radar systems as amplitude controllable and frequency selective circuits, respectively. 
To achieve both band-pass filtering and attenuating responses in systems, BPF and 
wideband attenuator are typically cascaded together as depicted in Fig. A.1(a). This 
conventional approach, integrating two individual components, leads to an overall large 
circuit size and high insertion loss. To alleviate this problem, a dual-function attenuator 
incorporating an embedded band-pass filtering function as part of the attenuation circuitry 
could be employed as described in Fig. A.1(b). Similar design concepts incorporating 
frequency selectivity into a non-filtering circuit have been investigated for Wilkinson 
power divider [A-1] and 90-deg hybrid coupler [A-2]. An attenuator was designed using 
a BPF topology to absorb the parasitic capacitances, which affect the bandwidth [A-3]. 
However, the design does not display a band-pass filtering function with distinguished 
pass-band and stop-band responses. Moreover, its attenuation shape is directly affected by 
the adjusted resistance for various attenuation levels. An adaptive method for designing 
an attenuator that behaves  explicitly as a  BPF has  not yet  been  developed  despite  their  
 
*Copyright 2017 IEEE. Reprinted, with permission, from Juseok Bae and Cam Nguyen, 
“A 44 GHz CMOS RFIC dual-function attenuator with band-pass-filter response”, IEEE 
Microwave and Wireless Components Letters, vol. 25, no. 4, pp. 241–243, Apr. 2015. 
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usefulness for microwave and millimeter wave systems, particularly those employing 
silicon-based CMOS/BiCMOS radio frequency integrated circuits (RFICs) whose real 
estate is expensive and insertion loss is relatively high due to lossy silicon substrates. 
This paper presents a new attenuator architecture having both attenuating and 
band-pass filtering functions along with the design formulas. A 3-bit CMOS dual-function 
band-pass step attenuator is designed and fabricated using a 0.18-μm BiCMOS technology 
and achieves measured insertion loss of 4.5 dB, RMS amplitude error of 0.85 dB, RMS 
phase error of 2.8° and input P1dB greater than 20 dBm at 44 GHz, and stop-band 
rejections greater than 18 dB at 24 and 64 GHz. 
 
                                  (a)                   (b) 
 
Fig. A.1. Band-pass filtering and attenuating responses realized with (a) cascaded BPF 
and attenuator and (b) attenuator having dual-function of attenuation and band-pass 
filtering. 
 
 
 
              (a)        (b) 
 
Fig. A.2. Attenuator employing (a) a quarter-wavelength line and (b) a 2nd-order J-inverter 
BPF (shown inside the dashed boxes).  
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A.1 Circuit Design 
Fig. A.2(a) shows a conventional wideband attenuator employing a λ/4 
transmission line of characteristic impedance Zt. The λ/4 transmission line could be 
substituted by an equivalent lumped-element Pi- or T-network for size reduction, which is 
useful for RFIC design. Using a Pi/T lumped-element network for the attenuator, however, 
generally leads to a low-pass filter response. In order to tailor the low-pass response to 
achieve certain specifications such as desired cutoff frequency, selectivity, etc., further 
design techniques need to be employed. On the other hand, configuring the λ/4 
transmission line so that it behaves as a BPF itself could simplify the design of the 
attenuator with desired frequency responses.  
We consider a 2nd-order BPF employing an admittance inverter (J-inverter) as 
shown in the dashed box of Fig. A.2(b).  The J-inverter theoretically functions like a λ/4 
transmission line of characteristic admittance J12 (mho) at all frequencies [A-4] and the 
susceptance B is zero at the BPF’s center frequency. It is intuitively expected, from the 
response of the considered 2nd-order BPF, that it could be used to replace the λ/4 
transmission line in the conventional attenuator for the design of the dual-function band-
pass attenuator illustrated in Fig. A.1(b). This results in the dual-function band-pass 
attenuator topology as shown in Fig. A.2(b). 
 
A.1.1 Design Formulas 
The characteristic impedance Zt of the λ/4 transmission line and the on-resistance 
Ron of the transistor MP in Fig. A.2(a) can be expressed as 
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where A denotes the attenuation in dB and ZL represents the termination impedance at the 
 
       (a)        (b) 
 
Fig. A.3. Equivalence between (a) a transmission line and (b) a 2nd-order J-inverter BPF.  
 
 
 
 
Fig. A.4. Simulation results for the constituent BPF (filled symbol) and 1-bit 4-dB dual-
function band-pass attenuator (non-filled symbol). Input impedance: Zin2. Characteristic 
impedance: Zt. 
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input and output of the attenuator [A-5]. The size of MP is determined based on the on-
resistance calculated from (2).    
The design formulas for the dual-function band-pass attenuator can be derived by 
enforcing the equality between the λ/4 transmission line and the 2nd-order J-inverter BPF. 
The formulation is facilitated by applying the even- and odd-mode   excitations at the input 
and output ports of the attenuator in Fig. A.2, which are made possible from the inherent 
symmetry of the attenuator. Fig. A.3 shows the equivalence between a transmission line 
and a 2nd-order J-inverter BPF, terminated with ZL, in which an L-coupled Pi-network is 
employed for J12 and B consists of Lr and Cr. The transmission line and BPF has an open 
or short circuit at the dotted red line corresponding to the even- or odd-mode excitation, 
respectively. By equating the even- and odd-mode input admittances of the corresponding 
transmission line and BPF, L12 can be derived as 
12 0sin /tL Z     (3) 
where Zt and θ are the characteristic impedance and electrical length of the transmission 
line, respectively, and ω0 is the center frequency of the BPF. Equating Yin1 and Yin2 yields 
the admittance of the inverter  
     12 1 tan csc tan csc2 2in t L tJ Y jY Y jY
        . (4) 
The shunt capacitance and inductance of the 2nd-order J-inverter BPF can be obtained, 
following the low-pass to band-pass mapping [A-6], as 
 
12 1 2
02
0
0 2
r
J g g
C


 


 (5)        
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 2 00
1
tan csc
2
r
r t
L
C Y   

 
 (6) 
where g1 and g2 are the values of the 1
st and 2nd elements of the low-pass prototype filter, 
respectively, and ω2 is the upper-pass-band cut-off frequency of the BPF.   
As an example to verify the design formulas derived for the dual-function band-pass 
attenuator, (1)–(6) are used to design a dual-function band-pass attenuator having 4-dB 
attenuation, 40–48 GHz pass-band, and Butterworth response, yielding  Zt = 55.4 Ω, Ron = 
116 Ω, L12 = 200 pH, Cr = 530 fF, and Lr = 24.7 pH. The simulations of the dual-function 
band-pass attenuator and the (constituent) BPF, with the yielded values, are shown in Fig. 
A.4. The dual-function band-pass attenuator and BPF are simulated with load impedances 
of 50 and 55.4 Ω, respectively. The simulated results in Fig. A.4 shows that, at the design 
center frequency of 44 GHz, the BPF has Zt = 55.4 Ω and electrical length of 90°, and the 
dual-function band-pass attenuator has Zin2 = 50 Ω, 90° electrical length and 4-dB 
attenuation, which demonstrate the validity of the derived formulas (3)–(6). 
 
A.1.2 Design of 3-bit CMOS Dual-Function Band-Pass Attenuator 
 A 3-bit CMOS dual-function band-pass step attenuator is designed and fabricated 
with TowerJazz 0.18-μm BiCMOS technology [A-7] as shown in Fig. A.5. The band-pass 
attenuator consists of three individual 1-bit attenuators (1-, 2- and 4-dB) designed based 
on the formulas derived in Sect. II-A to control the amplitude with a 1-dB step over 8 
states. The adjacent shunt elements are combined together as Lpp1= Lp1//Lp2, Lpp2= Lp2//Lp3, 
Crr1= Cr1+Cr2, and Crr2= Cr2+Cr3 as shown in Fig. A.5(b). It is particularly noted that the 
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device parasitic capacitances are added to the shunt capacitances of the constituent BPFs 
and would shift the BPF responses to lower frequencies. The device parasitic shunt 
resistances, which could be large, also increase the insertion loss of the individual 
attenuators as investigated in [A-8]. To overcome these problems, the body-floating 
technique implemented for attenuators in [A-8] is employed for the design of the shunt 
transistors (M1dB, M2dB and M4dB) to minimize the effects of the parasitics. All inductors 
 
(a) 
 
 
(b) 
 
Fig. A.5. 3-bit CMOS dual-function band-pass step attenuator: (a) schematic and (b) 
microphotograph. Chip size (core part): 610  360 μm2.  
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are designed with coplanar waveguide considering their size and Q-factor, and MIM 
capacitors are employed for compactness, reliability and high Q-factor.  
Figure A.6 shows the simulated and measured results of the 3-bit CMOS dual-
function band-pass step attenuator. Over 36–52 GHz, the measured insertion loss and 
RMS amplitude error, as seen in Fig. A.6(a), are 4.4–5.9 and 0.8–1.4 dB, respectively. At 
      
     (a)            (b) 
 
       
 (c)                (d) 
 
Fig. A.6. Simulated and measured (a) insertion loss and RMS attenuation error, (b) 
return loss, and (c) relative insertion phase and RMS phase error over 8 states of the 3-
bit CMOS dual-function band-pass step attenuator. (d) Measured power handling over 8 
states at 44 GHz. 
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24 and 64 GHz in the stop-band, the measured rejection relative to the insertion loss at the 
band-edge frequencies (36 and 52 GHz) are 19 and 18 dB, respectively, for the first 
attenuation state. The measured input return loss displayed in Fig. A.6(b) is more than 9.7 
dB over 36–52 GHz at all attenuation states. The measured relative insertion phase and 
RMS phase error are 3.6–16.3° and 1.9–6.7° over 36–52 GHz, respectively, as seen Fig. 
A.6(c). Compared to the conventional Pi-, T- and bridged-attenuator reported in [A-9], the 
conventional attenuator employing λ/4 transmission line leads to lower phase deviation 
during the attenuation control due to the absence of large-size series transistors, which is 
Table A.1 Comparison of CMOS attenuators 
 
                    Ref. 
   Parameter 
[8] [9] [10] [11] This Work 
Freq. (GHz) 10–67 DC–14 0.4–3.7 10–50 36–52 
IL (dB) 8.4–15.2 3.7–10 0.96–2.91 2–3 4.4–5.9 
No. of States 16 64 8 11 8 
Desired Step (dB) 
3 
(digital 
type) 
0.5 
(digital 
type) 
3±2  
(analog 
type) 
1 
(digital 
type) 
1 
(digital type) 
IP1dB (dBm) 
> 15  
(at 35GHz) 
15  
(at 10GHz) 
> 7  
(at 1GHz) 
4  
(at 35GHz) 
> 20  
(at 44 GHz) 
RMS Amplitude 
Error (dB) 
Not  
Available 
< 0.5 
Not  
Available 
Not  
Available 
0.8–1.4 
RMS Phase  
Error (Deg.) 
Not  
Available 
< 4.2 
Not  
Available 
0.9–2.9 1.9–6.7 
Size (mm2) 1.450.53 1.250.4 0.750.37* 0.750.2 0.610.36 
Process 
CMOS in  
0.18-μm  
BiCMOS 
0.18-μm  
CMOS 
0.18-μm  
CMOS 
CMOS in 
0.12-μm  
BiCMOS 
CMOS in 
0.18-μm  
BiCMOS 
Freq. Band 
Selectivity 
No No No No 
Yes  
(band-pass) 
*This chip size includes DC and RF pads 
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desired especially for phase-sensitive systems such as phased arrays. This virtue is also 
reflected in the developed dual-function band-pass attenuator as evidenced by the 
achieved RMS phase error. The measured attenuation versus input power at 44 GHz seen 
in Fig. A.6(d) shows that the input P1dB is higher than 20 dBm in all states. Table A.1 
compares the performance of the developed dual-function band-pass attenuator to those 
of reported CMOS attenuators. The proposed attenuator is the only attenuator that is 
capable of both amplitude control and frequency-band selection. 
 
A.2 Conclusion 
A new attenuator topology having band-pass filtering response is developed and 
implemented at millimeter-wave frequencies centered at 44 GHz. The derived design 
formulas and dual-function band-pass attenuation theory are validated. The measured 
results of the 44-GHz CMOS 3-bit dual-function band-pass step attenuator show that the 
attenuator performs well in both attenuation and pass-band selection as designed with high 
P1dB. The developed dual-function band-pass attenuator is attractive for microwave and 
millimeter-wave communication and radar systems, especially for those demanding both 
signal amplitude control and band-pass filtering in a single component. It is particularly 
noted that the derived formulas could be employed not only for the proposed dual-function 
attenuator, but also for other multifunction components with a band-pass response, which 
contain λ/4 transmission lines, such as  quadrature hybrids, directional couplers, power 
dividers, etc. 
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APPENDIX B 
NEW DUAL-BAND BAND-PASS FILTER DESIGN WITH  
ENHANCED DUAL-BAND SKIRT CHARACTERISTICS* 
 
Frequency transformation from low-pass filter prototypes is widely used for filter 
design [B-1]. The conventional frequency transformation in [B-1], however, suffers from 
poor skirt selectivity in the high-frequency stop-band of band-pass filters (BPF), which is 
undesirable in modern communication and radar systems. This inferior selectivity, which 
causes asymmetric skirt selectivity between the low-frequency and high-frequency stop-
bands, results because the conventional frequency transformation has an asymmetric 
frequency-mapping relation. Although more resonators can be employed in BPFs to 
improve the skirt characteristic, this also leads to increased insertion loss and circuit size 
[B-2]–[B-4]. To overcome the disadvantage of unsymmetrical stop-band responses, a 
novel frequency transformation concept has been proposed in [B-5].  
In this chapter, a new technique for improving the stop-band response in dual-band 
BPFs is presented and a new dual-band BPF is demonstrated. The technique extends the 
single-band BPF concept [B-5] for dual-band BPFs and achieves enhanced skirt 
characteristics with good symmetry between the low- and high-frequency stop-bands in 
dual-band  BPFs.    The  proposed  dual-band  concept  incorporates  an  extra  frequency  
 
*Copyright 2017 IEEE APMC. Reprinted, with permission, from Juseok Bae and Cam 
Nguyen, “New dual-band band-pass filter design with enhanced dual-band skirt 
characteristics”, IEEE Microwave Conference Proceedings (APMC), 2013 Asia-Pacific, 
Seoul, South Korea, Nov. 2013, pp. 599‒901. 
 171 
 
 
parameter into the conventional frequency transformation to provide additional 
suppression in the frequency domain. Modified dual-band series and shunt resonators are 
also proposed, analyzed, and implemented to realize the dual-band BPF. 
 
B.1 Design Theory 
B.1.1 Conventional frequency transformation method 
Fig. B.1 shows the conventional frequency transformation of a low-pass response 
to a dual band-pass response. In the method, '1  or '1  is transformed to 11  and 21 or 
12  and 22 , respectively. r1 is the rejection frequency that makes the dual-band 
response possible. As shown in Fig. B.1, the rejection skirt at the high-frequency stop-
band is looser than that at the low-frequency stop-band because the negative infinity point 
(frequency) on '  axis is transformed to the zero point of   axis, while the positive 
infinity point on '  is transformed to the positive infinity point of  . Such asymmetrical 
relation in the frequency transformation leads to a skirt imbalance and degraded BPF’s 
selectivity. Moreover, the asymmetric skirt characteristic increases when the bandwidth is 
increased, and hence the conventional frequency transformation method is inappropriate 
for wideband and high-selectivity dual-band BPF design. 
 
B.1.2 Proposed frequency transformation method and dual-band BPF design 
Figure B.2 shows the proposed dual-pass-band frequency transformation. The 
enhanced selectivity at the high-frequency stop-band is achieved by adding an extra 
frequency parameter ωr2 in the high-frequency stop-band.  
 172 
 
 
Figures B.3(a) and (b) represent the series and parallel resonators that constitute 
the conventional dual-band BPF, respectively. The input reactance and susceptance of 
the series and shunt resonators are given as 
s
s ss
2
ss s s
1 j L
jX j L
j C 1 L C

   
  
 (B.1) 
p
p pp
2
pp p p
j C1
jB j C
j L 1 L C

   
  
 (B.2) 
A
tt
e
n
u
a
ti
o
n
 (
d
B
)
ω11
A
tt
e
n
u
a
ti
o
n
 (
d
B
)
ωω12 ωr1 ω21-ω1 ω   ω1  ω22
Low-
freq. 
stop-
band
High-freq. 
stop-band
ω01 ω020 0  
             (a)              (b) 
 
Fig. B.1. Frequency transformation from a low-pass response (a) to a dual band-pass 
response (b), leading to poor skirt selectivity at the high-frequency stop-band. 
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Fig. B.2. Proposed frequency transformation from a low-pass response (a) to a dual band-
pass response (b) with a frequency parameter (ωr2) added for improved symmetrical stop-
band response. 
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respectively. Letting ω approaching ∞, (B.1) and (B.2) can be expressed as Xs ≈ ωLss and 
Bp ≈ ωCpp, which imply that the filter response at high frequencies is mainly determined 
by Lss and Cpp. This leads to an idea to obtain another rejection point in the high-frequency 
stop-band by adding a capacitor (Cs2k) in parallel and inductor (Lp2k) in series with the 
series inductor (Ls2k) and shunt capacitor (Cp2k) in the conventional series and shunt 
resonators, respectively. The input reactance and susceptance of the resonators in Fig. B.4 
are derived as  
2 2
s1k s2kr1 r2
sk
2 22 2
sskr1 r2
L L 1
X
C
 
  
      
 (B.3) 
2 2
s1k s2kr1 r2
pk
2 22 2
ppkr1 r2
C C 1
B
L
 
  
      
 (B.4) 
where k stands for the number of filter’s order, r1 s1k s1k1/ L C  , and r2 s2k s2k1/ L C  . The 
center frequencies of the series resonator in Fig. B.4(a) are obtained, considering the 
relation sk 01 sk 02X ( ) X ( ) 0    , as 
2 2 2
T4 T3T4 r1 r2
01
T3
C C 4C
2C
   
   (B.5) 
2 2 2
T4 T3T4 r1 r2
02
T3
C C 4C
2C
   
   (B.6) 
where T1k ssk s1kC 1 C /C ,  T2k ssk s2kC 1 C /C ,  T3k T1k sskC C C /  s2kC , and 2 2T4k T1k T1kr1 r2C C C    . The 
reactance relations for the series resonators in the dual-band BPF can be expressed as 
    ' 'sk 11 sk 12 1 k 1 kX X g g 0         (B.7) 
    ' 'sk 21 sk 22 1 k 1 kX X g g 0         (B.8) 
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    ' 'sk 11 sk 21 1 k 1 kX X g g        (B.9) 
    ' 'sk 12 sk 22 1 k 1 kX X g g        (B.10) 
where gk indicates the k
th element value of the low-pass prototype filter [B-1]. Applying 
(B.7)–(B.10), the inductors and capacitors of the series resonator in Fig. B.4(a) can be 
obtained as  
 
k
s1k
12 12
g
L
B A /

 
  (B.11) 
                        
     (a)                                                                (b) 
 
Fig. B.3. (a) Series and (b) shunt resonators for realizing the conventional frequency 
transformation technique and used in the conventional dual-band BPF design. 
 
 
             
      (a)                                                                 (b) 
   
Fig. B.4. (a) Series and (b) shunt resonators for realizing the proposed frequency 
transformation technique and used in the proposed dual-band BPF. 
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where nn r2 x2 nn nn x2 nn x2 r2 nn nn r2A { ( / / )}/{ ( / / )}            and nn r1 r1 nn nn r1B /( / / )    
with n=1 or 2, x2 s2k ssk s2k1/ L (C C )    and s1k ssk 11 12 11 12L C (A A )/(B B )   
21 22 21 22 11 21 11 21 12 22 12 22(A A )/(B B ) (A A )/(B B ) (A A )/(B B )        . The susceptance relations and 
the inductors, capacitors for the shunt resonator in Fig. B.4 (b) can also be derived in a 
similar fashion. 
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Fig. B.5. Proposed five-element dual-band BPF. 
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B.2 Simulation and Measurement 
To verify the proposed technique and design concept, and the derived formulae in 
the previous section, a dual-band BPF is designed with the following specifications: 
 
- Input/output impedance: 50 Ω 
- Number of resonators: 5 
- Filter response:  Tchebyscheff 
- Passband ripple:  0.05 dB  
- Dual bandwidth:  70–155 MHz and 255–340 MHz 
- fr1 and fr2:  200 and 400 MHz 
 
Fig. B.5 shows the schematic of the new dual-band BPF which contains three series and 
two shunt resonators, and Fig. B.6 shows its simulated results. The dual-band BPF is 
fabricated with surface-mount (SM) capacitors and coil-inductors on a PCB board. The 
measured insertion loss and return loss are shown in Fig. B.7. The insertion loss and return 
loss at 110 and 300 MHz are 0.36 and 21.8 dB and 1.34 and 14.6 dB, respectively. More 
insertion loss occurs in the second pass-band due to more lossy elements (SM-capacitor 
and coil-inductor) at a higher frequency. The rejection performance at 200 and 400 MHz 
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are 58 and 79 dB, respectively. As can be seen, good symmetrical skirt selectivity between 
the low- and high-frequency stop-bands is achieved. Also, the simulated and measured 
results agree well. 
 
Fig. B.6. Simulated insertion loss and return loss of the proposed dual-band BPF. 
 
 
 
Fig. B.7. Measured insertion loss and return loss of the proposed dual-band BPF. 
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B.3 Conclusion 
This paper presents a new technique for improved stop-band response in dual-band 
BPFs and a new dual-band BPF with enhanced skirt characteristics at the high-frequency 
stop-band that produce well symmetry between the stop-bands of the first and second 
bands.  The idea has been verified through simulations and measurements. The derived 
formulae enable simple and accurate design for the proposed dual-band BPF. Moreover, 
these formulas also help adjust the second rejection frequency, fr2, as desired without using 
any extra tuning procedure. The proposed technique has an advantage over the 
conventional design method in that it maintains the improved skirt characteristic with the 
fixed suppression point fr2 even if the bandwidth of the pass-band is extended. This unique 
property makes the proposed design technique attractive for multi-band broadband 
wireless communication and sensing designs. 
 
 
Fig. B.8. Photograph of the proposed dual-band BPF. 
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APPENDIX C 
44/60-GHZ CONCURRENT DUAL-BAND 0.18-μm BICMOS POWER 
AMPLIFIER  
 
In this chapter, we report a concurrent dual-band power amplifier (PA) centered at 
44 and 60 GHz designed on a 0.18-µm BiCMOS process. A shunt resonator having a dual-
passband at 44 and 60 GHz and a single stop band at 76 GHz is employed in the PA design 
so that its input impedance is matched in the dual bands and the significant third-order 
intermodulation (IM3) product is filtered out in the stop band. Some part of this chapter, 
contents/figures, are previously published in [C-1]. 
 
C.1 Circuit Design 
A concurrent dual-band PA has more IM products and harmonics as compared to 
its single-band counterparts due to the dual main tones injected as shown in Fig. C.1(a). 
Especially, in the 44/60GHz frequency plan, the main tones at 44 (f1) and 60 GHz (f2) lead 
to the significant IM3 product at 76 GHz (2f2-f1), which is only 23.5 % away from the 2
nd 
main tone with relatively high power. It is desired to filter out the IM3 product for 
improving the reliability of the PA and its associated system. To that end, the dual-band 
resonator having a rejection pole shown in Fig. C.1(b) is proposed and utilized in the PA 
design as shown in Fig. C.2 for filtering out the IM3 product. The PA has 3 stages and the 
proposed resonators are placed in the input and output matching networks. On the other 
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hand, the conventional resonator in Fig. C.1(b) is not suitable for the IM3 filtering due to 
the poor rejection performance in the higher frequency stop band. 
 
(a) 
 
 
(b) 
 
Fig. C.1. (a) IM products and harmonics caused by the dual main tones at f1 and f2 in the 
concurrent dual-band PA. (b) Conventinoal dual-passband and proposed dual-passband 
and single-stopband  resonators.  
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C.2 Performance 
The 44/60 GHz concurrent dual-band PA is designed with TowerJazz 0.18-μm 
BiCMOS technology [C-2] based on the circuit topology shown in Fig. C.2. Fig. C.3(a) 
shows the simulated gain (S21) and input (S11) and output (S22) return losses. The gain 
response shows the dual pass bands centered at 44 and 60 GHz and the stop band at the 
IM3 frequency of 76 GHz. For the PAE and OP1dB simulations shown in Figs. C.3(b) 
and (c), two injection modes (single-tone and dual-tone modes) are employed. For the 
single-tone mode, only one main tone such as 44- or 60-GHz tone is injected into the PA 
while the two main tones are simultaneously injected in the dual-tone mode simulation. 
Table C.1 compares the simulations for the dual-tone mode to those for the single-tone 
modes. As expected, from the more IM products and harmonics incurred, the dual-tone 
 
Fig. C.2. 3-stage concurrent dual-band PA with the proposed dual-band resonators.  
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mode simulation leads to lower OP1dB and PAE at each center frequency, which are more 
accurate than the results obtained in the conventional single-tone modes. 
 
 
(a) 
 
    
               (b)                                            (c) 
 
Fig. C.3. Simulations of the concurrent dual-band PA: (a) Gain, and input/output return 
loss, (b) power added efficiency, and (c) output P1dB for the single- and dual-tone modes. 
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C.3 Conclusion 
A 0.18-μm SiGe BiCMOS 44/60 GHz concurrent dual-band PA with a dual-band 
resonator having an IM3 rejection response is designed. The results show that the PA’s 
input impedances are well matched in the dual pass bands and the IM3 products are 
sufficiently filtered out in the stop band. The dual main tones employed for the PAE and 
OP1dB simulations show more accurate results than those using the conventional single-
tone modes, demonstrating that the dual- or multi-tone mode simulation and measurement 
are necessary for the multi-band circuit and system design for more accurate 
Table C.1 Simulations of the concurrent dual-band PA with single-tone and dual-tone 
modes 
 
             Mode 
  Performance 
Single-tone mode Dual-tone mode 
Freq. (GHz) 44 60 44 60 
Gain (dB) 18.5 18.1 18.5 18.1 
Input Return Loss 
(dB) 
8.4 7.1 8.4 7.1 
Output Return 
Loss (dB) 
3.6 2.8 3.6 2.8 
3-dB Bandwidth 
(GHz) 
5.8 7.7 5.8 7.7 
OP1dB (dBm) 11 11.6 4.5 8 
PAE (%) 13.8 13 10.3 10.7 
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characterization. The proposed technique of filtering out the undesired IM products or 
harmonics is attractive for the design of multi-band circuits and systems. 
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APPENDIX D 
44/60 GHZ DUAL-BAND 0.18-μm CMOS PHASE SHIFTER 
 
Multi-band wireless communication and radar systems have become attractive in 
addressing increasing demands of applications. Specifically, multi-band phased-array 
systems are important. Various phase shifters working in single bands have been 
developed, e.g. [D-1]-[D-2].  
In this chapter, a 4-bit dual-band phase shifter, having the pass-bands of 40–46 
GHz and 54–66 GHz and consisting of diplexers and single-band phase shifters, is 
designed using a 0.18-μm BiCMOS/CMOS technology. Due to the adjacent pass bands 
with only 15% spacing from 46 to 54 GHz, high-isolation diplexers are employed for the 
dual-band phase shifter design. Consequently, the dual-band phase shifter can be 
controlled in each frequency band individually without significant effects between the 
bands. Some part of this chapter, contents/figures, are previously published in [D-3]. 
 
D.1 Circuit Design 
Fig. D.1(a) shows the block diagram of the proposed bidirectional dual-band phase 
shifter consisting of two diplexers and single-band phase shifters. It operates as follows. 
A wide- or dual-band signal injected through the input of the first diplexer splits into the 
low-frequency and high-frequency signal paths; the phase delays of these separate signals 
are then controlled by the low- and high-frequency single-band phase shifters, respectively; 
and then finally the signals are combined by the second diplexer yielding a dual-band 
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(a) 
 
     
(b) 
 
 
(c) 
 
Fig. D.1. (a) Block diagram of the dual-band phase shifter, (b) its constituent diplexer 
consisting of high-pass and low-pass filters, and (c) 4-bit sigle-band phase shifer. 
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phase-controlled output signal. In order to be able to control the phase in the low- and 
high-frequency paths independently, high-isolation diplexers are necessary for the dual-
band phase shifter – otherwise, the phase control on one path would inadvertently affect 
the phase on the other path, hence rendering the dual-band functionality ineffective. To 
that end, as shown in Fig. D.1(b), the constituent diplexer is designed with Elliptic low-
pass and high-pass filters, which have rejection poles outside the pass bands. Fig. D.1(c) 
shows the topology of the constituent single-band phase shifters. The single-band phase 
shifters are designed base on the high-pass Pi-type phase delay network and the gate 
voltages are digitally controlled for 16 phase delay states. 
 
D.2 Performance 
A 4-bit CMOS dual-band phase shifter centered at 44 and 60 GHz is designed with 
TowerJazz 0.18-μm SiGe BiCMOS technology [D-4] based on the block diagram and 
circuit topologies in Fig. D.1. Its simulation results shown in Fig. D.2 are obtained by 
controlling the 44-GHz phase shifter on the low-frequency path over 16 states while the 
60 GHz phase shifter on the high-frequency path is fixed to the first phase delay state. The 
zoomed-out insertion loss and phase in Figs. D.2(a) and (b) show that the phase delay in 
the 1st band (40 to 46 GHz) can be controlled independently without causing significant 
effects on the 2nd band (54 to 66 GHz). In Fig. D.2, the RMS amplitude error, RMS phase 
error and in/output return loss are less than 0.9 dB, 12º and 7.6 dB across 40 to 46 GHz, 
respectively. Also, the insertion loss and input P1dB at 44 GHz over the 16 states are 
4.2±1.3 dB and higher than 10.5 dBm, respectively. The constituent 4-bit 60-GHz phase 
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shifter of the dual-band phase shifter is controlled similarly and its simulations are shown 
in Fig. D.3. As shown in the zoomed-out insertion loss and phase in Figs. D.3(a) and (b), 
no significant effects occur in the 1st band during the 16-states phase shift in the 2nd band. 
In Fig. D.3, the RMS amplitude error, RMS phase error and in/output return loss are less 
than 1.2 dB, 7.2º and 7.7 dB across 54 to 66 GHz, respectively. Also, the insertion loss 
and input P1dB at 60 GHz over the 16 states are 5.4±1.8 dB and higher than 9.5 dBm, 
respectively. It is noted that the phases in the 1st and 2nd pass-bands are individually 
adjusted in the simulations shown in Figs. D.2 and 3, but the designed dual-band phase 
shifter basically enables to control the phases at the both pass-bands concurrently without 
any significant effect on the other band. 
 
D.3 Conclusion 
A 44/60 GHz dual-band phase shifter consisting of high-isolation diplexers and 4-
bit single-band phase shifters is designed in a 0.18-μm BiCMOS/CMOS process. It is 
verified that the dual-band phase shifter works in the 44 or 60 GHz frequency band 
independently without any significant effect to each other, which is a crucial and desired 
characteristic in multi-band phase-control circuits and systems such as phased-array radar 
and communication systems. 
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(a)   
 
     
(b) 
 
         
         (c)                                       (d) 
 
Fig. D.2. Simulations of the dual-band phase shifter over 16 states during the operation of 
the 44-GHz phase shifter: (a) insertion loss and RMS amplitude error zoomed in and out, 
(b) insertion phase and RMS phase error zoomed in and out, (c) input and output return 
loss, and (d) input P1dB. 
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(a) 
 
  
(b) 
 
         
         (c)                                  (d) 
 
Fig. D.3. Simulations of the dual-band phase shifter over 16 states during the operation of 
the 60-GHz phase shifter: (a) insertion loss and RMS amplitude error zoomed in and out, 
(b) insertion phase and RMS phase error zoomed in and out, (c) input and output return 
loss, and (d) input P1dB. 
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